



PD6-736D

# Or, Call Customer Service at 1-808-548-6132 (USA Only)

# **SPECIFICATIONS**

## ELECTRICAL

T<sub>A</sub> = +25°C, C<sub>L</sub> = 1μF ceramic, V<sub>N</sub> = 15VDC, operating frequency = 800kHz, V<sub>α01</sub> = ±15VDC, C<sub>IN</sub> = 1μF ceramic, I<sub>α01</sub> = ±15mA, unless otherwise specified.

		PWS725A			PSW726A				j
PARAMETER	CONDITIONS	MIN	ТҮР	MAX	MIN	TYP	MAX	UNITS	
INPUT Rated Voltage			15			•		VDC	
Input Voltage Range		7	-	18				VDC	
Input Current	i <sub>o</sub> = ±15mA No External Filtering		77					. mA	
Input Current Ripple	No External Filtering L-C Input Filter, L <sub>N</sub> = 100μH, C <sub>N</sub> = 1μF <sup>(1)</sup> C Only, C <sub>N</sub> = 1μF		150 5 60			•		тАр-р тАр-р тАр-р	
ISOLATION									
Test Voltages	input to Output, 10 seconds Input to Output, 60 seconds, min	4000 1500			8000 3500			VDC Vrms	A1726A
Rated Voltage	Input to Output, Continuous, AC 60Hz Input to Output, Continuous DC			1500 2121			3500 4950	Vms VDC	1
Isolation impedance	input to Output		1012    9			•	· ·	Ω∥pF	
Leakage Current	input to Output, 240Vrms, 60Hz		1.2	2.0		•	*	μA	
OUTPUT									
Rated Output Voltage		14.25	15	15.75	•	•	•	VDC	
Output Current	Balanced Loads Single-Ended		15	40 80		•	*	mA mA	PWS725
Load Regulation	Balanced Loads, ±10mA < Iour < ±40mA			0.4			•	%/mA	
Ripple Voltage (400kHz)	No External Capacitor		60			•		mVp-p	
	$L_o = 10\mu$ H, $C_o = 1\mu$ F (Figure 1) $L_o = 0\mu$ H, $C_o$ Filter Only		10	See Pe	i Informance	Curves		т∨р-р	
Output Switching Noise	$L_0 = 10\mu H, C_0 = 1\mu F$		1			•	Ι I	mVp-p	- 5
Output Capacitive Load	Lੱ = 100µH, Č Filter ⊡ C Filter Only			10 1			<b>.</b>	ቻ ት የ	_
Voltage Balance, V+, V-			0.04				1		
Sensitivity to $\Delta V_{W}$			1.15					V/V	<i>S</i>
Output Voltage Temp. Coefficient			10	• •				mV/°C	
Output Sync Signal	Square Wave, 50% Duty Cycle		30					∨р-р	
TEMPERATURE									
Specification		-25		+85				°C	
Operating		-25		+85				°C	
Storage		-25		+125				°C	

Specification same as PWS725A

Output Ground 4

-V<sub>0</sub> 1 NC 2 NC 3

NC 13

Input Ground 14

Input Sync 15 V<sub>IN</sub> 16

Top View

**PIN CONFIGURATION** 

ACKAGE IN	IFORMATION <sup>(1)</sup>		
MODEL	PACKAGE	PACKAGE DRAWING NUMBER	
PWS725A	32-Pin Ceramic DIP 32-Pin Ceramic DIP	210 210	

sheet, or Appendix D of Burr-Brown IC Data Book.

The information provided herein is believed to be reliable; however, BURR-BROWN assumes no responsibility for inaccuracies or omissions. BURR-BROWN assumes no responsibility for the use of this information, and all use of such information shall be entirely at the user's own risk. Prices and specifications are subject to change without notice. No patent rights or licenses to any of the circuits described herein are implied or granted to any third party. BURR-BROWN does not authorize or warrant any BURR-BROWN product for use in life support devices and/or systems.

DIP

32 +V<sub>0</sub> 31 NC 30 Output Ground 29 Output Sync


20 Frequency Adjust

Frequency Adjust

Burr-Brown IC Data Book-Linear Products


19 Frequer 18 Enable 17 NC

5.143



Or, Call Customer Service at 1-800-548-6132 (USA Only) **TYPICAL PERFORMANCE CURVES (CONT)** 

 $T_A = +25^{\circ}C$ ,  $V_{cc} = \pm 15VDC$  unless otherwise noted.




# THEORY OF OPERATION

The PWS725A and the PWS726A DC/DC converters consist of a free-running oscillator, control and switch driver circuitry, MOSFET switches, a transformer, a bridge rectifier, and filter capacitors together in a 32-pin DIP (0.900 inches nominal) package. The control circuitry consists of current limiting, soft start, frequency adjust, enable, and synchronization features. See Figure 1. In instances where several converters are used in a system, beat frequencies developed between the converters are a potential source of low frequency noise in the supply and ground paths. This noise may couple into signal paths. See Figures 2 and 3 for connection of INPUT SYNC pin. Converters can be syn-

chronized and these beat frequencies avoided. The unit with the highest natural frequency will determine the synchro-nized running frequency. To avoid excess stray capaci-tance, the INPUT SYNC pin should not be loaded with more than 50pF. If unused, the INPUT SYNC must be left open.


Soft start circuitry protects the MOSFET switches during start up. This is accomplished by holding the gate-to-source voltage of both MOSFET switches low until the freerunning oscillator is fully operational. In addition to that soft start circuitry, input current sensing also protects the MOSFET switches. This current limiting keeps the FET



Burr-Brown IC Data Book-Linear Products

PWS725A/726A

5.145



switches operating in their safe operating area under fault conditions or excessive loads. When either of these conditions occur, the peak input current exceeds a safe limit. The result is an approximate 5% duty cycle, 300µs drive period to the MOSFET switches. This protects the internal MOSFET switches as well as the external load from any thermal damage. When the fault or excessive load is removed, the converter resumes normal operation. A delay period of approximately 50µs incorporated in the current sensing circuitry allows the output filter capacitors to fully charge after a fault is removed. This delay period corresponds to a filter capacitance of no more than  $1\mu$ F at either of the output pins. This provides full protection of the MOSFET switches and also sufficiently filters the output ripple voltage (see specification table). The current sensing circuitry is designed to provide thermal protection for the MOSFET switches over the operating temperature range as well. The low thermal resistance for the package ( $\theta_{\rm IC} = 10^{\circ}$ C/W) ensures safe operation under rated conditions. When these rated conditions are exceeded, the unit will go into its shutdown mode.

An optional potentiometer can be connected between the two FREQUENCY ADJUST pins to trim the oscillator operating frequency ±10% (see Figure 4). Care should be taken when trimming the frequency near the low frequency range. If the frequency is trimmed too low, the peak inductive currents in the primary will trip the input current sensing circuitry to protect the MOSFET switches from these peak inductive currents.

The ENABLE pin allows external control of output power. When this pin is pulled low, output power is disabled. Logic thresholds are TTL compatible. When not used, the Enable input may be left open or tied to V<sub>IN</sub> (pin 16).

5.146

A I




FIGURE 3. Synchronization of Multiple PWS725As or PWS726As from an External TTL Signal.




FIGURE 4. Frequency Adjustment Procedure.

### OUTPUT CURRENT RATING

The total current which can be drawn from the PWS725A or PWS726A is a function of total power being drawn from both outputs (see Functional Diagram). If one output is not used, then maximum current can be drawn from the other output. If both outputs are loaded, the total current must be limited such that:

### $|\mathbf{I_L}+\mathbf{i}+|\mathbf{I_L}-\mathbf{i} \leq 80 \mathrm{mA}$

It should be noted that many analog circuit functions do not simultaneously draw full rated current from both the positive and negatives supplies. For example, an operational amplifier may draw 13mA from the positive supply under

Burr-Brown IC Data Book-Linear Products



# Or, Call Customer Service at 1-800-548-6132 (USA Only)

full load while drawing only 3mA from the negative supply. Under these conditions, the PWS725A/726A could supply power for up to five devices ( $80\text{mA} + 16\text{mA} \approx 5$ ). Thus, the PWS725A/726A can power more circuits than is at first apparent.

### ISOLATION VOLTAGE RATINGS

Because a long-term test is impractical in a manufacturing situation, the generally accepted practice is to perform a production test at a higher voltage for some shorter period of time. The relationship between actual test conditions and the time. The relationship between actual test conductions and the continuous derated maximum specification is an important, one. Burr-Brown has chosen a deliberately conservative one:  $VDC_{TEST} = (2 \times VACTMS_{CONTINUOUS RATESC}) + 1000V$  for ten seconds. This choice is appropriate for conditions where system transient voltages are not well defined.<sup>(1)</sup> Where the real voltages are well-defined or where the isolation voltage is not continuous, the user may choose a less conservative derating to establish a specification from the test voltage.

NOTE: (1) Reference National Electrical Manufacturers Association (NEMA) Standards Parts ICS I-109 and ICS I-111.

## OUTPUT SYNC SIGNAL

To allow synchronization of an ISO120 or ISO121 isolation amplifier, the PWS725A and PWS726A have an OUTPUT SYNC signal at pin 29. It should be connected as shown in Figure 5 to keep capacitive loading of pin 29 to a minimum. If output sync is not used, leave pin open.




FIGURE 5. Synchronization with ISO120 or ISO121 Isolation Amplifier.

5

Burr-Brown IC Data Book—Linear Products

5.147