# Dual Voltage Output, CMOS Delta-Sigma DIGITAL-TO-ANALOG CONVERTER

#### **FEATURES**

- NEW MULTI-LEVEL NOISE-SHAPING ARCHITECTURE
- ◆ HIGH PERFORMANCE: THD+N: 0.0015% typ S/N RATIO: 104dB typ DYNAMIC RANGE: 102dB typ
- DUAL CO-PHASE ANALOG VOLTAGE OUTPUT: 2.8Vp-p
- SELECTABLE 18-BIT/20-BIT INTERFACE
- VERSATILE SYSTEM CLOCK
- TTL LEVEL INPUT INTERFACE
- 5V SINGLE POWER SUPPLY
- LOW POWER DISSIPATION
- SMALL 20-PIN SOIC PACKAGE

#### **DESCRIPTION**

The PCM1714U is dual voltage output CMOS Delta-Sigma high performance DAC which is combined with a new Multi-Level Noise-shaping architecture and voltage output amplifier.

This new architecture and internal output amplifier in the PCM1714U provides a clean analog output signal with lower jitter and lower RFI sensitivity than the typical 1-bit DAC.

The PCM1714U accepts 18-bit or 20-bit, MSB first, serial data (Lch/Rch parallel). The PCM1714U does not use forced mute by zero detection which is used by typical 1-bit DAC. The PCM1714U offers very low noise and linear D/A conversion in demanding situations such as fade out signal on electronic piano or music instruments.

8.2

DIGITAL AUDIO PRODUCTS—D/A



International Airport Industrial Park • Mailing Address: PO Box 11400 • Tucson, AZ 85734 • Street Address: 6730 S. Tucson Bivd. • Tucson, AZ 85705
Tel: (602) 746-1111 • Twx: 910-952-1111 • Cable: BBRCORP • Telex: 066-6491 • FAX: (602) 689-1510 • Immediate Product Info: (800) 548-6132

## For Immediate Assistance, Contact Your Local Salesperson

### **SPECIFICATIONS**


#### **ELECTRICAL**

At +25°C, + $V_{cc}$  = + $V_{bc}$  = +5V, fs = 44.1kHz, 20-bit data, SYSCLK = 256ts, unless otherwise noted.

		PCM1714U			
PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
RESOLUTION		18	}	20	Bits
DIGITAL INPUT/OUTPUT					
Input Logic Level (except XTI)					
V <sub>8+</sub> V <sub>8</sub>		2.0		+0.8	VDC VDC
Input Logic Current (except XTI)				+0.6	\ \vec{v}C
				-200	μА
Input Logic Level (XTI)		14.9		ς.	i i
V <sub>IH</sub>		3.2			VDC
V <sub>IL</sub>		Į		1.4	VDC
Input Logic Current (XTI)		[ .		±50	μА
Output Logic Level (CLKO)				130	μΑ
V <sub>OH</sub>		4.5		3	VDC
o V <sub>ol</sub>	Residence (Section 1997)	-	24.7	0.2	VDC .
Output Logic Current: Io		±10			mA
Data Bit		18-Bit/20-Bit Selectable			late-
Sampling Frequency System Clock Frequency	And the second s	1 100k	44.1 11.2896M	20M	kHz Hz
		1000	11.2030W	20M	112
DC ACCURACY Gain Error			±1.0	±5.0	% of FSR
Gain Mis-match Channel-to-Channel			±1.0	±5.0	% of FSR
Bipolar Zero Error	V <sub>o</sub> ≠ 1/2V <sub>cc</sub> at Bipolar Zero		±20	_0.0	mV
Gain Drift	0 100 111		±50		ppm of FSR/°C
Bipolar Zero Drift	· ·		±20		ppm of FSR/°C
DYNAMIC PERFORMANCE					
Effective Bandwidth			SYSCLK/564		. Hz
THD+N at F/S (0dB)	f <sub>N</sub> = 991Hz		-96		dB
Dynamic Range S/N Ratio	EIAJ A-weighted EIAJ A-weighted		102 104	•	dB dB
Channel Separation	f <sub>m</sub> = 991Hz	j	94		dB
ANALOG OUTPUT		<del>                                     </del>	•		
Voltage Range	F/S (0dB) OUT		2.8		Vp-p
Load Impedance	173 (865) 001	5k	2.0		Ω
Center Voltage			±1/2V <sub>cc</sub>		v
POWER SUPPLY REQUIREMENTS				_	
Voltage Range: +V <sub>cc</sub>		+4.5	+5.0	+5.5	VDC
-V <sub>DD</sub>		+4.5	+5.0	+5.5	VDC
Supply Current: +I <sub>cc</sub> -I <sub>pp</sub>	$+V_{CC} = +V_{DD} = +5.0V$ $+V_{CC} = +V_{DC} = +5.0V$		25		mA
Power Dissipation	$+V_{CC} = +V_{DC} = +5.0V$		125		mW
TEMPERATURE RANGE					
Operation		25		+85	°C
Storage		-55		+100	°C

The information provided herein is believed to be reliable; however, BURR-BROWN assumes no responsibility for inaccuracies or omissions. BURR-BROWN assumes no responsibility for the use of this information, and all use of such information shall be entirely at the user's own risk. Prices and specifications are subject to change without notice. No patent rights or licenses to any of the circuits described herein are implied or granted to any third party. BURR-BROWN does not authorize or warrant any BURR-BROWN product for use in life support devices and/or systems.





#### PIN ASSIGNMENTS

PIN	NAME	FUNCTION	
1	DINL	Data Input, Lch	
2	DINR	Data Input, Rich	
3	BCK	Bit Clock Input	
4	WDCK	Word Clock Input	
5	V <sub>oo</sub>	Digital Power Supply (+5V)	
6	DGND	Digital Ground	
7	XTI	Oscillator Input (External Clock Input)	
8	хто	Oscillator Output	
9	CLKO	Buffered Output of Oscillator	
10	WD SEL	Word Select Input (18-Bit/20-Bit)	
11	V <sub>cc</sub> 2R	Analog (DAC) Power Supply (+5V), Rich	
12	GND2R	Analog (DAC) Ground, Rch	
13	D/C R	DeCoupling, Rch	
14	V <sub>out</sub> R	Rch Analog Output	
15	GND1	Analog Ground	
16	V <sub>oc</sub> 1	Analog Power Supply (+5V)	
17	VourL	Lch Analog Output	
18	D/C L	De Coupling, Lch	
19	GND2L	Analog (DAC) Ground, Lch	
20	V <sub>co</sub> 2L	Analog (DAC) Power Supply (+5V), Lch	

#### PACKAGE INFORMATION(1)

MODEL	PACKAGE	PACKAGE DRAWING NUMBER	
PCM1714U	20-Pin SOIC	248	

## For Immediate Assistance, Contact Your Local Salesperson





FIGURE 1. System Clock Frequency.

#### **TIMING DIAGRAM**



#### **INPUT TIMING CONDITIONS**

fs: 32kHz - 48kHz n: Integer 1 - 8 (capable from 1fs to 8fs input) SYSCLK: 8 m • nfs (fmax 20MHz) BCK: More than number of input data bit (fmax 10MHz) DINL (R): 18-Bit or 20-Bit MSB first, right justified Example 1: fs = 44.1kHz input SYSCLK = 8m · fs

if m = 48, then SYSCLK is calculated as SYCSLK = 8 × 48 × ts = 384fs

= 16.934MHz

if m = 32, then SYSCLK is calculated as SYCSLK = 8 × 32 × fs = 256fs = 11.2896MHz In above conditions, PCM1714 can be operated with both 384fs or 256fs, or any other system clock which will keep above timing conditions. Example 2: 8 time over sampling (8fs) input Exemple 2: 8 time over sampling (8fe) input
SYSCLK = 8m + 8fs
if m = 6, then SYSCLK is calculated as SYCSLK = 8 x 6 x 8fs = 384fs
= 16.9344MHz
if m = 8, then SYSCLK is calculated as SYCSLK = 8 x 8 x 8fs = 512fs
= 22.579MHz
In above conditions, PCM1714 can be operated with both 384fs but not 512fs since the system clock frequency at 512fs will exceed the max conditions of PCM1714 system clock (20MHz).

NOTE: SYSCLK > 256ts is recommended to obtain optimized SNR performance. See Figure 1 for the relation of SYSCLK vs SNR.

