## Signetics

## PCF8591

## Objective Specification

## Linear Products

## DESCRIPTION

The PCF8591 is a single-chip, singlesupply, low power 8 -bit CMOS data acquisition device. It contains an 8 -bit successive approximation analog to digital converter, a four channel analog multiplexer and a digital to analog converter. The four analog inputs can be programmed as two differential inputs or four single-ended inputs. PCF8591 has a serial $I^{2} \mathrm{C}$ interface which allows for a maximum bus frequency of 100 k bits per second.

## FEATURES

- Single power supply
- Operating voltage 2.5 V to 6 V
- Low power consumption
- Serial $I^{2} C$ bus
- Four analog inputs programmable as two differential or four singleended
- On-chip sample-and-hold
- Auto-incremented channel selection
- 8-bit successive approximation A/D conversion
- Multiplying DAC with one analog output


## APPLICATIONS

- Control systems
- Low power converter for remote data acquisition
- Automotive
- Audio and TV


## ORDERING INFORMATION

| DESCRIPTION | TEMPERATURE RANGE | ORDER CODE |
| :---: | :---: | :---: |
| 16 -Pin Plastic DIP (SOT-38) | $-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$ | PCF8591PN |
| $16-$ Pin Plastic SO package | $-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$ | PCF8591TD |

## PIN CONFIGURATION

|  | D and | ages |
| :---: | :---: | :---: |
|  |  |  |
|  | 12 | 15 AOUT |
|  | 12 | 14 V REF |
|  | 34 | 13] $A_{\text {GND }}$ |
|  | $A_{0} 5$ | 12] TST |
|  | $A_{1} 6$ | 11 osc |
|  | $A_{2} 7$ | 10 SCL |
|  | 8 | 9 SDA |
| TOP VIEW |  |  |
|  |  | C0013815 |
| PIN NO. <br> 1 | $\underset{A_{\text {INO }}}{\text { SYMBOL }}$ | IPTION input (A/D r) |
| 2 | AIN, | input (A/D |
| 3 | AIN2 | input (A/D |
|  |  |  |
| 4 | AIN3 | input (A/D |
| 5 | $A_{0}$ | e address pin |
| 6 | $A_{1}$ | e address pin |
| 7 | $\mathrm{A}_{2}$ | e address pin |
| 8 | $V_{\text {SS }}$ | supply |
| 9 | SDA | data line |
| 10 | SCL | clock line |
| 11 | OSC |  |
| 12 | EXT | /internal switch lator output |
| 13 | $A_{\text {GND }}$ | ground (reference |
| 14 | $V_{\text {fef }}$ | voltage |
| 15 | A OUT | output (D/A |
| 16 | $V_{\text {OD }}$ | supply |

## ABSOLUTE MAXIMUM RATINGS

| SYMBOL | PARAMETER | RATING | UNIT |
| :--- | :--- | :---: | :---: |
| $V_{D D}$ | Supply voltage range | -0.5 to +8.0 | V |
| $V_{1}$ | Voltage on any pin | -0.5 to $V_{D D}+0.5$ | V |
| $\mathrm{I}_{1}$ | Input current DC | 10 | mA |
| $\mathrm{I}_{\mathrm{O}}$ | Output current DC | 20 | mA |
| $\mathrm{I}_{\mathrm{DD}}, \mathrm{I}_{\mathrm{SS}}$ | $\mathrm{V}_{\mathrm{DD}}$ or $V_{\text {SS }}$ current | 50 | mA |
| $P_{\text {TOT }}$ | Power dissipation per package | 300 | mW |
| $P_{D}$ | Power dissipation per output | 100 | mW |
| $T_{S T G}$ | Storage temperature range | -65 to +150 | ${ }^{\circ} \mathrm{C}$ |
| $T_{A}$ | Operating ambient <br> temperature range | -40 to +85 | ${ }^{\circ} \mathrm{C}$ |

## 8-Bit A/D and D/A Converter

## BLOCK DIAGRAM



## 8-Bit A/D and D/A Converter

DC ELECTRICAL CHARACTERISTICS $V_{D D}=2.5 \mathrm{~V}$ to 6 V ; $\mathrm{V}_{S S}=0 \mathrm{~V}$; $\mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$, unless otherwise specified.

| SYMBOL | PARAMETER | TEST CONDITIONS | LIMITS |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Typ | Max |  |
| Supply |  |  |  |  |  |  |
| $V_{D D}$ | Supply voltage | Operating | 2.5 |  | 6.0 | V |
| IDDO | Supply current | Standby $V_{1}=V_{S S}$ or $V_{D D}$; no load |  |  | 15 | $\mu \mathrm{A}$ |
| '0D1 | Supply current | Operating AOUT off, $\mathrm{f}_{\mathrm{SCL}}=100 \mathrm{kHz}$ |  | 125 | 250 | $\mu \mathrm{A}$ |
| IDD2 | Supply current | A OUT active, $\mathrm{f}_{\text {SCL }}=100 \mathrm{kHz}$ |  | 0.45 | 1.0 | mA |
| $\mathrm{V}_{\text {POR }}$ | Power-on reset level ${ }^{1}$ |  | 0.8 |  | 2.0 | V |
| Digital inputs/output SCL, SDA, A0, A1, A2 |  |  |  |  |  |  |
| $\mathrm{V}_{\mathrm{L}}$ | Input voltage | LOW | 0 |  | $0.3 \times V_{D O}$ | V |
| $\mathrm{V}_{\mathrm{IH}}$ | Input voltage | HIGH | $0.7 \times \mathrm{V}_{\text {DD }}$ |  | $V_{D D}$ | V |
| 1 | Input current | Leakage $V_{1}=V_{S S}$ to $V_{D O}$ |  |  | 250 | nA |
| $\mathrm{C}_{1}$ | Input capacitance |  |  |  | 5 | pF |
| OH | SDA output current | Leakage HIGH at $\mathrm{V}_{O H}=\mathrm{V}_{\mathrm{DD}}$ |  |  | 250 | nA |
| lOL | SDA output current | LOW at $V_{O L}=0.4 \mathrm{~V}$ | 3.0 |  |  | mA |
| Reference voltage inputs $\mathrm{V}_{\text {REF }}, \mathrm{A}_{\text {GND }}$ |  |  |  |  |  |  |
| $\mathrm{V}_{\text {REF }}$ | Voltage range | Reference | $\mathrm{V}_{\text {AGND }}$ |  | $V_{D D}$ | V |
| $V_{\text {AGND }}$ | Voltage range | Analog ground | $\mathrm{V}_{\text {SS }}$ |  | $\mathrm{V}_{\text {REF }}$ | V |
| $1 /$ | input current | Leakage |  |  | 250 | nA |
| $\mathrm{R}_{\text {REF }}$ | Input resistance | $\mathrm{V}_{\text {REF }}$ to $\mathrm{A}_{\text {GND }}$ |  | 100 |  | $\mathrm{k} \Omega$ |
| Oscillator OSC, EXT |  |  |  |  |  |  |
| 1 | Input current | Leakage |  |  | 250 | nA |
| fosc | Oscillator frequency |  | 0.75 |  | 1.25 | MHz |

D/A CHARACTERISTICS $V_{D D}=5.0 V_{;} V_{S S}=O V ; V_{\text {REF }}=5.0 V_{;} V_{A G N D}=O V ; R_{L}=10 \mathrm{k} \Omega_{;} C_{L}=100 \mathrm{PF} ; T_{A}=-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$, unless otherwise specified.

| SYMBOL | PARAMETER | TEST CONDITIONS | LIMITS |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Typ | Max |  |
| Analog output |  |  |  |  |  |  |
| $V_{O A}$ | Output voltage range | No resistive load | $\mathrm{V}_{\text {SS }}$ |  | $V_{D D}$ | V |
| $V_{\text {OA }}$ | Output voltage range | $R_{L}=10 \mathrm{k} \Omega$ | $\mathrm{V}_{\text {SS }}$ |  | $0.9 \mathrm{~V}_{\text {DD }}$ | $\checkmark$ |
| ILO | Output current | Leakage $A_{\text {OUT }}$ disabled |  |  | 250 | nA |
| Accuracy |  |  |  |  |  |  |
| $\mathrm{OS}_{\mathrm{e}}$ | Offset error | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ |  |  | 50 | mV |
| $L_{\text {e }}$ | Linearity error |  |  |  | $\pm 1.5$ | LSB |
| $\mathrm{G}_{\mathrm{e}}$ | Gain error | No resistive load |  |  | 1 | \% |
| t ${ }_{\text {daC }}$ | Settling time | To $1 / 2$ LSB full-scale step |  |  | 90 | $\mu \mathrm{s}$ |
| $f_{\text {daC }}$ | Conversion rate |  |  |  | 11.1 | kHz |
| SNRR | Supply noise rejection ratio | $\begin{aligned} & \text { At } f=100 \mathrm{~Hz} ; \\ & V_{D D}=0.1 V_{\text {P.P }} \end{aligned}$ |  | 40 |  | dB |

A/D CHARACTERISTICS $V_{D D}=5.0 \mathrm{~V} ; V_{S S}=0 \mathrm{~V} ; V_{\text {REF }}=5.0 \mathrm{~V} ; V_{A G N D}=0 \mathrm{~V} ; R_{\text {SOURCE }}=10 \mathrm{k} \Omega ; T_{A}=-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$, unless otherwise specified.

| SYMBOL | PARAMETER | TEST CONDITIONS | LIMITS |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Typ | Max |  |
| Analog inputs |  |  |  |  |  |  |
| $V_{\text {IA }}$ | Input voltage range |  | $\mathrm{V}_{\mathrm{SS}}$ |  | $V_{D D}$ | V |
| $\mathrm{I}_{\text {A }}$ | Input current | Leakage |  |  | 100 | nA |
| $\mathrm{C}_{\text {IA }}$ | Input capacitance |  |  | 10 |  | pF |
| $\mathrm{C}_{\text {ID }}$ | Input capacitance | Differential |  | 10 |  | pF |
| $V_{\text {IS }}$ | Single-ended voltage | Measuring range | $\mathrm{V}_{\text {AGND }}$ |  | $\mathrm{V}_{\text {REF }}$ | V |
| $V_{10}$ | Differential voltage | Measuring range; $V_{F S}=V_{R E F}-V_{A G N D}$ | $\frac{-V_{\text {FS }}}{2}$ |  | $\underline{+V_{\text {FS }}}$ | v |
| Accuracy |  |  |  |  |  |  |
| $\mathrm{OS}_{\mathrm{e}}$ | Offset error | $\mathrm{T}_{\text {A }}=25^{\circ} \mathrm{C}$ |  |  | 20 | mV |
| $L_{\text {e }}$ | Linearity error |  |  |  | $\pm 1.5$ | LSB |
| $\mathrm{G}_{\mathrm{e}}$ | Gain error |  |  |  | 1 | \% |
| $\mathrm{GS}_{\mathrm{e}}$ | Gain error | Small-signal $\Delta V_{I N}=16 \mathrm{LSB}$ |  |  | 5 | \% |
| CMRR SNRR | Common-mode rejection ratio Supply noise rejection | $\begin{aligned} \text { At } f & =100 \mathrm{~Hz} ; \\ V_{\text {DDN }} & =0.1 \mathrm{~V}_{\text {P.P }} \end{aligned}$ |  | $\begin{aligned} & 60 \\ & 40 \end{aligned}$ |  | $\begin{aligned} & d B \\ & d B \end{aligned}$ |
| $\mathrm{t}_{\text {ADC }}$ | Conversion time |  |  |  | 90 | $\mu \mathrm{s}$ |
| $f^{\text {ADC }}$ | Sampling/conversion rate |  |  |  | 11.1 | kHz |

NOTE:

1. The power-on reset circuit resets the $1^{2} \mathrm{C}$ bus logic when $V_{D D}$ is less than $V_{P O R}$.

## FUNCTIONAL DESCRIPTION

## Addressing

Each PCF8591 device in an $1^{2} \mathrm{C}$ bus system is activated by sending a valid address to the device. The address consists of a fixed part and a programmable part. The programmable part must be set according to the address pins A0, A1 and A2. The address always has to be set as the first byte after the start condition in the $1^{2} \mathrm{C}$ bus protocol. The last bit of the address byte is the read/write-bit which sets the direction of the following data transfer (see Figures 1 and 8).


## Control Byte

The second byte sent to a PCF8591 device will be stored in its control register and is required to control the device function.
The upper nibble of the control register is used for enabling the analog output, and for programming the analog inputs as singleended or differential inputs. The lower nibble
selects one of the analog input channels defined by the upper nibble (see Figure 2). If the auto-increment flag is set, the channel number is incremented automatically after each A/D conversion.
The selection of a non-existing input channel results in the highest available channel number being allocated. Therefore, if the autoincrement flag is set, the next selected channel will always be channel 0 . After a power-on reset condition, all bits of the control register are reset to 0 . The most significant bits of both nibbles are reserved for future functions and have to be set to 0 . The D/A converter and the oscillator are disabled for power saving. The analog output is switched to a high impedance state.


Figure 2. Control Byte

## D/A Conversion

The third byte sent to a PCF8591 device is stored in the DAC data register and is converted to the corresponding analog voltage using the on-chip D/A converter. This D/A converter consists of a resistor divider chain connected to the external reference voltage with 256 taps and selection switches. The tap decoder switches one of these taps to the DAC output line (see Figure 3).

The analog output voltage is buffered by an auto-zeroed unity gain amplifier. This buffer amplifier may be switched on or off by setting the analog output enable flag of the control register. In the active state the output voltage is held until a further data byte is sent.

The on-chip D/A converter is also used for successive approximation A/D conversion. In order to release the DAC for an A/D conversion cycle, the unity gain amplifier is equipped with a track-and-hold circuit. This circuit holds the output voltage while executing the A/D conversion.

The output voltage supplied to the analog output $A_{\text {OUT }}$ is given by the formula shown in Figure 4. The waveforms of a D/A conversion sequence as shown in Figure 5.


Figure 3. DAC Resistor Divider Chain

| MSB |  |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| D7 | LSB |



Figure 4. DAC Data and DC Conversion Characteristics


Figure 5. D/A Conversion Sequence

## A/D Conversion

The A/D converter makes use of the succes-sive-approximation conversion technique. The on-chip D/A converter and a high gain comparator are used temporarily during an A/ D conversion cycle.
An A/D conversion cycle is always started after sending a valid read mode address to a PCF8591 device. The A/D conversion cycle is triggered at the trailing edge of the ac-
knowledge clock pulse and is executed while transmitting the result of the previous conversion (see Figure 6).
Once a conversion cycle is triggered, an input voltage sample of the selected channel is stored on the chip and is converted to the corresponding 8 -bit binary code. Samples picked up from differential inputs are converted to an 8-bit two's complement code (see Figure 7). The conversion result is stored in the ADC data register and awaits transmis-
sion. If the auto-increment flag is set, the next channel is selected.

The first byte transmitted in a read cycle contains the conversion result code of the previous read cycle. After a power-on reset condition, the first byte read is a hexadecimal 80. The protocol of an $I^{2} \mathrm{C}$ bus read cycle is shown in Figure 8.

The maximum $A / D$ conversion rate is given by the actual speed of the $I^{2} \mathrm{C}$ bus.

PROTOCOL


WF 18860 S
Figure 6. A/D Conversion Sequence


## 8-Bit A/D and D/A Converter

## Reference Voltage

For the D/A and A/D conversion either a stable external voltage reference or the supply voltage has to be applied to the resistor divider chain (pins $V_{\text {REF }}$ and $A_{G N D}$ ). The $A_{\text {GND }}$ pin has to be connected to the system analog ground and may have a DC offset with reference to $V_{S S}$.
A low frequency may be applied to the $V_{\text {REF }}$ and $A_{G N D}$ pins. This allows the use of the $D /$ A converter as a one-quadrant multiplier (see Figure 4).
The A/D converter may also be used as a one- or two-quadrant analog divider. The
analog input voltage is divided by the reference voltage. The result is converted to a binary code. In this application the user has to keep the reference voltage stable during the conversion cycle.

## Oscillator

An on-chip oscillator generates the clock signal required for the A/D conversion cycle and for refreshing the auto-zeroed buffer amplifier. When using this oscillator, the OSC pin must be connected to $V_{S S}$. At the OSC pin the oscillator frequency is available.
If the EXT EEST pin is connected to $V_{D D}$, the oscillator output OSC is switched to a high
impedance state, allowing the user to feed an external clock signal to OSC.

## Bus Protocol

After a start condition, a valid hardware address has to be sent to a PCF8591 device. The read/write bit defines the direction of the following single or multiple byte data transfer. For the format and the timing of the start condition (S), the stop condition (P) and the acknowledge bit ( A ) refer to the $1^{2} \mathrm{C}$ bus characteristics. In the write mode, a data transfer is terminated by sending either a stop condition or the start condition of the next data transfer.

a. Bus Protocol for Write Mode, D/A Conversion

b. Bus Protocol for Read Mode, A/D Conversion

Figure 8

## CHARACTERISTICS OF THE $I^{2} C$ BUS

The $I^{2} C$ bus is for bidirectional, two-line communication between different ICs or modules. The two lines are a serial data line (SDA) and a serial clock line (SCL). Both lines must be connected to a positive supply via a pull-up resistor. Data transter may be initiated only when the bus is not busy.

## Bit Transfer

One data bit is transferred during each clock pulse. The data on the SDA line must remain stable during the HIGH period of the clock pulse as changes in the data line at this time will be interpreted as a control signal.

## Start and Stop Conditions

Both data and clock lines remain HIGH when the bus is not busy. A HIGH-to-LOW transition of the data line, while the clock is HIGH,
is defined as the start condition (S). A LOW-to-HIGH transition of the data line, while the clock is HIGH, is defined as the stop condition ( $P$ ).

## System Configuration

A device generating a message is a 'transmitter'", a device receiving a message is the "receiver". The device that controls the message is the "master" and the devices which are controlled by the master are the 'slaves'".


Figure 9. Bit Transfer


Figure 10. Definition of Start and Stop Condition


Figure 11. System Configuration

## 8-Bit A/D and D/A Converter

## Acknowledge

The number of data bytes transferred between the start and stop conditions from transmitter to receiver is not limited. Each data byte of eight bits is followed by one acknowledge bit. The acknowledge bit is a HIGH level put on the bus by the transmitter whereas the master also generates an extra
acknowledge-related clock pulse. A slave receiver which is addressed must generate an acknowledge after the reception of each byte. Also, a master must generate an acknowledge after the reception of each byte that has been clocked out of the slave transmitter. The device that acknowledges has to pull down the SDA line during the acknowledge clock pulse, so that the SDA
line is stable LOW during the HIGH period of the acknowledge-related clock pulse. A master receiver must signal an end-of-data to the transmitter by not generating an acknowledge on the last byte that has been clocked out of the slave. In this event, the transmitter must leave the data line HIGH to enable the master to generate a stop condition.


Figure 12. Acknowledgement on the $1^{2} \mathrm{C}$ Bus

## Timing Specifications

All the timing values are valid within the operating supply voltage and ambient tem-
perature range and refer to $V_{I L}$ and $V_{I H}$ with an input voltage swing of $V_{S S}$ to $V_{D D}$.

| SYMBOL | PARAMETER | LIMITS |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Typ | Max |  |
| fscl | SCL clock frequency |  |  | 100 | kHz |
| ${ }_{\text {tsw }}$ | Tolerable spike width on bus |  |  | 100 | ns |
| tbuf | Bus free time | 4.0 |  |  | $\mu \mathrm{s}$ |
| $t_{\text {su }}$ ISTA | Start condition setup time | 4.0 |  |  | $\mu \mathrm{S}$ |
| $\begin{aligned} & \mathrm{t}_{\mathrm{HD}} \\ & \mathrm{t}_{\text {STA }} \\ & \hline \end{aligned}$ | Start condition hold time | 4.7 |  |  | $\mu \mathrm{s}$ |
| tow | SCL LOW time | 4.7 |  |  | $\mu \mathrm{s}$ |
| $t_{\text {HIGH }}$ | SCL HIGH time | 4.0 |  |  | $\mu \mathrm{s}$ |
| $t_{R}$ | SCL and SDA rise time |  |  | 1.0 | $\mu \mathrm{s}$ |
| $t_{\text {F }}$ | SCL and SDA fall time |  |  | 0.3 | $\mu \mathrm{s}$ |
| $\begin{aligned} & \text { tsu }^{2} \\ & \text { t }_{\text {DAT }} \\ & \hline \end{aligned}$ | Data setup time | 250 |  |  | ns |
| $\begin{aligned} & t_{\text {HD }} \\ & t_{\text {DAT }} \end{aligned}$ | Data hold time | 0 |  |  | ns |
| tvo. <br> tDAT | SCL LOW to data out valid | ' |  | 3.4 | $\mu \mathrm{s}$ |
| $\begin{aligned} & \text { tsu, } \\ & \text { tsto } \end{aligned}$ | Stop condition setup time | 4.0 |  |  | $\mu \mathrm{s}$ |

## 8-Bit A/D and D/A Converter

## APPLICATION INFORMATION

Inputs must be connected to $V_{S S}$ or $V_{D D}$ when not in use. Analog inputs may also be connected to $\mathrm{V}_{\text {GND }}$ or $\mathrm{V}_{\text {REF }}$.

In order to prevent excessive ground and supply noise, and to minimize cross-talk of the digital-to-analog signal paths, the user has to design the printed circuit board layout very carefully. Supply lines common to a

PCF8591 device and noisy digital circuits and ground loops should be avoided. Decoupling capacitors ( $>10 \mu \mathrm{~F}$ ) are recommended for power supply and reference voltage inputs.


Figure 13. $1^{2} \mathrm{C}$ Bus Timing Diagram


Figure 14. Application Diagram

## 8-Bit A/D and D/A Converter

## TYPICAL PERFORMANCE CHARACTERISTICS



Operating Current vs. Supply Voltage (Analog Output Disabled)

Output Impedance near Negative Power Rail


Output Impedance near Positive Power Rall


NOTES:
The $x$-axis represents the hex input-code equivalent of the output voltage $V_{D D}=V_{\text {REF }}=5.12 \mathrm{~V}$ and $V_{S S}=V_{A G N D}$

