PRELIMINARY

PAL10/10016P8-3 (DIP Only) 3 ns ECL ASPECT™ Programmable Array Logic

General Description

The PAL10/10016P8-3 is a member of the National Semiconductor 28-pin high speed ECL PAL® family. This device utilizes National Semi-conductor's ASPECT (Advanced Single Poly Emitter Coupled Technology) process with a newly developed tungsten fuse technology to provide the highestspeed user-programmable replacements for conventional ECL SSI-MSI logic with significant chip-count reduction. The JEDEC fuse-map format and programming algorithm of this device is compatible with those of all prior ECL PAL products from National.

Programmable logic devices provide convenient solutions for a wide variety of applications—specific functions, including random logic, custom decoders, state machines, etc. By programming fuse links to configure AND/OR gate connections, the system designer can implement custom logic as convenient sum-of-products Boolean functions. System prototyping and design iterations can be performed quickly using these off-the shelf products.

The PAL10/10016P8-3 logic array has a total of 16 complementary input pairs, 64 product terms and 8 programmable polarity output functions. Each output function is the ORsum of 8 product terms. Each product term is satisfied when all array inputs which are connected to it (via intact fuses) are in the correct state as defined by the equation for that


product term. Each output function is provided with output polarity fuses. These fuses permit the designer to configure each output independently to produce either a logic high (by leaving the fuse intact) or a logic low (by programming the fuse) when the equation defining that output is satisfied.

Programming equipment and software make PAL design development quick and easy. Programming is accomplished using TTL voltage levels and is therefore supported by industry standard TTL PLD programmers. After programming and verifying the logic array, an additional security fuse may be programmed to prevent direct copying of proprietary logic designs.


Features

- High speed: tpD = 3 ns max
- Programmable replacement for ECL logic
- Both 100K and 10 KH I/O compatible versions
- Eight output functions with programmable polarity
- Improved programmability tungsten fuses
- Security fuse to prevent direct copying
- Programmed on conventional TTL PLD programmers
- Fully supported by PLAN™ software
- Commercial and Military ranges

Ordering Information



Block Diagram



-50 mA

300°C

TBD

Absolute Maximum Ratings

Temperature under Bias

-55°C to +125°C

Lead Temperature (Soldering, 10 Seconds)

Storage Temperature Range V_{EE} Relative to V_{CC}

-65°C to +150°C

ESD Tolerance $C_{ZAP} = 100 \text{ pF}$ $R_{ZAP} = 1500\Omega$

Output Current

Input Voltage

-7V to +0.5V $V_{EE} \text{ to } +0.5V$

Test Method: Human Body Model
Test Specification: NSC SOP-5-028

Recommended Operating Conditions for Commercial Range

Symbol	Parameter		Min	Тур	Max	Units
V _{EE}	Supply Voltage	10KH 100K	-5.46 -4.80	-5.2 -4.5	-4.94 -4.20	V
Т	Operating Temperature (Note)	10KH	0		+ 75	·c
		100K	0		+85	

Electrical Characteristics Over Recommended Operating Conditions Output Load = 50Ω to -2.0V

Symbol	Parameter	Conditions		TA	Min	Max	Units
V _{IH}	High Level Input Voltage	Guaranteed Input Voltage High for All Inputs	10KH	0°C + 25°C + 75°C	-1170 -1130 -1070	-840 -810 -735	m∨
			100K	0°C to +85°C	-1165	-880	
V _{IL}	Low Level Input Voltage	Guaranteed Input Voltage Low for All Inputs	10KH	0°C + 25°C + 75°C	-1950 -1950 -1950	-1480 -1480 -1450	mV
			100K	0°C to +85°C	-1810	- 1475	
V _{OH}	High Level Output Voltage	$V_{IN} = V_{IH} Max or V_{IL} Min$	10KH	0°C + 25°C + 75°C	-1020 -980 -920	-840 -810 -735	mV
			100K	0°C to +85°C	-1025	-880	
V _{OL}	Low Level Output Voltage	V _{IN} = V _{IH} Max or V _{IL} Min	10KH	0°C + 25°C + 75°C	-1950 -1950 -1950	-1630 -1630 -1600	mV
			100K	0°C to +85°C	-1810	-1620	
lн	High Level Input Current	V _{IN} = V _{IH} Max	10KH	0°C + 75°C		220	μΑ
	H.		100K	0°C to +85°C			
l _{IL}	Low Level Input Current	$V_{IN} = V_{IL} Min$	10KH	0°C +75°C	0.5		μΑ
		4.4	100K	0°C to +85°C			
IEE	Supply Current	V _{EE} = Min	10KH	0°C to +75°C	- 220		mA
		All Inputs and Outputs Open	100K	0°C to +85°C			IIIA

Note: Operating temperatures for circuits in J and N packages are specified as ambient temperatures (T_A) with circuits in a test socket or mounted on a printed circuit board and transverse air flow greater than 500 linear fpm is maintained.

Absolute Maximum Ratings

Temperature under Bias -55°C to +125°C Storage Temperature Range -65°C to +150°C

V_{EE} Relative to V_{CC}

Input Voltage V_{EE} to $\pm 0.5V$ **Output Current**

Lead Temperature (Soldering, 10 Seconds)

-- 50 mA

300°C

TBD

ESD Tolerance $C_{ZAP} = 100 pF$ $R_{ZAP} = 1500\Omega$

Test Method: Human Body Model Test Specification: NSC SOP-5-028

Recommended Operating Conditions for Extended (Military) Range*

-7V to +0.5V

Symbol	Parameter		Min	Тур	Max	Units
V _{EE}	Supply Voltage	10KH 100K	-5.46 -4.80	-5.2 -4.5	-4.94 -4.20	V
Т	Operating Temperature (Note)	10KH	-55		+ 125	°C
		100K	0		+ 125	

Electrical Characteristics Over Recommended Operating Conditions Output Load = 50Ω to -2.0V

Symbol	Parameter	Conditions		TA	Min	Max	Units
V _{IH}	High Level Input Voltage	Guaranteed Input Voltage High for All Inputs	10KH	−55°C +25°C +125°C	-1250 -1130 -1000	-930 -810 -660	m∨
			100K	0°C to + 125°C	-1165	-880	
V _{IL}	Low Level Input Voltage	Guaranteed Input Voltage Low for All Inputs	10KH	−55°C +25°C +125°C	- 1950 - 1950 - 1950	-1480 -1480 -1420	mV
			100K	0°C to + 125°C	- 1810	-1475	
V _{OH} High Level Outpu	High Level Output Voltage	V _{IN} = V _{IH} Max or V _{IL} Min	10KH	−55°C +25°C +125°C	-1110 -980 -830	-930 -810 -660	m∨
			100K	0°C to + 125°C	-1025	-880	
V _{OL}	Low Level Output Voltage	$V_{IN} = V_{IH} Max or V_{IL} Min$	10KH	−55°C +25°C +125°C	- 1950 1950 1950	- 1630 - 1630 - 1570	m∨
			100K	0°C to +125°C	-1810	-1620	
I _{IH}	High Level Input Current	V _{IN} = V _{IH} Max	10KH	−55°C +125°C		220	μΑ
			100K	0°C to + 125°C			
l _{IL}	Low Level Input Current	V _{IN} = V _{IL} Min	10KH	−55°C + 125°C	0.5		μА
			100K	0°C to + 125°C			
IEE	Supply Current	V _{EE} = Min	10KH	-55°C to +125°C	-220		mA
		All Inputs and Outputs Open	100K	0°C to + 125°C	220		'''

Note: Operating temperatures for circuits in J and N packages are specified as ambient temperatures (TA) with circuits in a test socket or mounted on a printed circuit board and transverse air flow greater than 500 linear fpm is maintained.

^{*} Extended (Military) range available in J package only.

Switching Characteristics Over Recommended Operating Conditions, Output load: $R_L=50\Omega$ to -2.0V, $C_L=5$ pF to GND

Symbol	Parameter	Measured Test Conditions	Commercial		Military		Units	
			Min	Max	Min	Max	33	
t _{PD}	Input to Output	Measured at Threshold Points (Note 1)		3.0		4.0	ns	
tr	Output Rise Time	Measured between	0.25	1.25	0.25	1.25	ns	
tf	Output Fall Time	20% and 80% Points	0.25	1.25	0.25	1.25	ns -	


Note 1: All AC Measurements are to be made from Threshold Point.

 V_{IH} = Threshold + 400 mV $V_{IL} = Threshold - 400 mV$ $V_{IH_{Min}} + V_{IL_{Max}}$ $Threshold = \frac{2}{2}$

Part	Temp	VINMIn	V _{ILMax}	Threshold	V _{IH}	V _{IL}
10 kH	-55°C	1250	-1480	-1365	-965	- 1765
	0°C	-1170	-1480	1325	-925	- 1725
	25°C	-1130	-1480	- 1300	-900	– 1700
	75°C	-1070	-1450	- 1260	-860	- 1660
	125°C	- 1000	- 1420	-1210	-810	-1610
100k	All	-1165	-1475	-1300	-900	-1700

Timing Measurements

Test Load




TL/L/10714-2



TL/L/10714-3

Connection Diagram



TL/L/10714-4

Functional Testing

As with all field-programmable devices, the user of the ECL PAL devices provides the final manufacturing step. While National's PAL devices undergo extensive testing when they are manufactured, their logic function can be fully tested only after they have been programmed to the user's pattern.

To ensure that the programmed PAL devices will operate properly in your system, National Semiconductor (along with most other manufacturers of PAL devices) strongly recommends that devices be functionally tested before being installed in your system. Even though the number of post-programming functional failures is small, testing the logic function of the PAL devices before they reach system assembly will save board debugging and rework costs. For more information about the functional testing of PAL devices, please refer to National Semiconductor's Application Note #351 and the *Programmable Logic Design Guide*.

Design Development Support

A variety of software tools and programming hardware is available to support the development of designs using PAL

Stag Microsystems

products. Typical software packages accept Boolean logic equations to define desired functions. Most are available to run on personal computers and generate JEDEC-compatible "fuse maps". The industry-standard JEDEC format ensures that the resulting fuse-map files can be downloaded into a large variety of programming equipment. Many software packages and programming units support a large variety of programmable logic products as well. The PLAN software package from National Semiconductor supports all programmable logic products available from National and is fully JEDEC-compatible. PLAN software also provides automatic device selection based on the designer's Boolean logic equations.

A detailed logic diagram showing all JEDEC fuse-map addresses for the PAL10/10016P8-3 is provided for direct map editing and diagnostic purposes. For a list of current software and programming support tools available for these devices, please contact your local National Semiconductor sales representative or distributor. If detailed specifications of the ECL PAL programming algorithm are needed, please contact the National Semiconductor Programmable Device Support Department.

V31

Programmer Support

Advin Systems	Sailor PAL	V8.40
Data I/Ó	Unisite 40	V2.20
Digelec	Model 860	VA-3.2
International Microsystems	ECL-2	
Logical Devices	Allpro	V1.44C
J	Palpro 2x	V4.0
SMS	Sprint Plus	V3.2J

ZL30A

