



# **PA46**

HTTP://WWW.APEXMICROTECH.COM (800) 546-APEX (800) 546-2739

## **FEATURES**

- MONOLITHIC MOS TECHNOLOGY
- PROGRAMMABLE I<sub>0</sub> (5 or 50 mA MAX)
- LOW COST
- HIGH VOLTAGE OPERATION—150V
- HIGH SLEW RATE—27V/µs
- HIGH POWER—5A, 75W DISSIPATION

## **APPLICATIONS**


- MAGNETIC DEFLECTION
- PA AUDIO
- MOTOR DRIVE
- NOISE CANCELLATION

## **DESCRIPTION**

The PA46 is a high power monolithic MOSFET operational amplifier that achieves performance levels unavailable even in many hybrid amplifier designs. Inputs are protected from excessive common mode and differential mode voltages as well as static discharge. The safe operating area (SOA) has no second breakdown limitations and can be observed with all type loads by choosing an appropriate current limiting resistor. External compensation provides the user flexibility in choosing optimum gain and bandwidth for the application. Class C operation with resulting low quiescent current is pin programmable. A shutdown input turns off the output stage.


This circuit utilizes a beryllia oxide (BeO) substrate to minimize thermal resistance. The 10-pin power SIP package is electrically isolated.

### **EOUIVALENT SCHEMATIC**






## TYPICAL APPLICATION



Horizontal deflection amplifiers require both high speed and low distortion. The speed at which current can be changed in a deflection coil is a function of the voltage available from the op amp. In this application an 80 volt power supply is used for the retrace polarity to provide a 7  $\mu Sec$  retrace time, half of which is required for amplifier slewing. This circuit can perform 15.75 KHz deflection in up to  $50\mu H$  coils at up to 5A p-p.



C<sub>C</sub> is NPO rated for full suppy voltage.

Phase Compensation				
Gain	$c_c$	$R_{C}$		
≥10	10pF	1ΚΩ		
≥ 1	68pF	1ΚΩ		

## **PA46**

CDECTETCATIONS

## **ABSOLUTE MAXIMUM RATINGS**

SUPPLY VOLTAGE, +V<sub>S</sub> to -V<sub>S</sub> 150V OUTPUT CURRENT, continuous within SOA POWER DISSIPATION, continuous @  $T_c = 25^{\circ}C$ 5A 75W INPUT VOLTAGE, differential ±16 V INPUT VOLTAGE, common mode ±V<sub>s</sub> 220°C TEMPERATURE, pin solder – 10 sec TEMPERATURE, junction 150°C TEMPERATURE, storage -65 to +150°C TEMPERATURE RANGE, powered (case) -55 to +125°C


SPECIFICATIONS					
PARAMETER	TEST CONDITIONS <sup>1</sup>	MIN	TYP	MAX	UNITS
INPUT OFFSET VOLTAGE, initial OFFSET VOLTAGE, vs. temperature OFFSET VOLTAGE, vs supply OFFSET VOLTAGE, vs time BIAS CURRENT, initial BIAS CURRENT, vs supply OFFSET CURRENT, initial INPUT IMPEDANCE, DC INPUT CAPACITANCE COMMON MODE, voltage range COMMON MODE REJECTION, DC NOISE, broad band	Full temperature range $10 \text{kHz BW, R}_{\text{S}} = 1 \text{K}\Omega$	±V <sub>s</sub> -10 90	5 10 8 20 10 <sup>11</sup> 5 106 10	10 50 15 2 100 2 200	mV μV/°C μV/V μV √kh pA pA/V pA Ω pF V dB μV RMS
GAIN OPEN LOOP at 15Hz GAIN BANDWIDTH PRODUCT @ 1MHz POWER BANDWIDTH PHASE MARGIN	$\begin{aligned} R_{L} &= 500\Omega, \ C_{C} = 10 pF \\ C_{C} &= 10 pF, \ 130 V \ p\text{-p}, \ R_{L} = 8\Omega \\ \text{Full temp range, } C_{C} &= 68 pF, \ R_{L} = 10\Omega \end{aligned}$	94	106 4.5 66 60		dB MHz kHz
OUTPUT VOLTAGE SWING CURRENT, continuous SETTLING TIME to .1% SLEW RATE CAPACITIVE LOAD RESISTANCE, no load	$I_{O} = 5A$ 10V step, $A_{V} = -10$ $C_{C} = 10$ pF, $R_{L} = 8\Omega$ $A_{V} = +1$ , $C_{C} = 68$ pF $R_{CL} = 0$	±V <sub>s</sub> -10 5	±V <sub>s</sub> –8 2 27 150		V A μs V/μs nF Ω
POWER SUPPLY VOLTAGE <sup>3</sup> CURRENT, quiescent CURRENT, quiescent, class C	See Note 3	±15	±50 30	±75 50 5	V mA mA
THERMAL <sup>2</sup> RESISTANCE, AC junction to case RESISTANCE, DC junction to case RESISTANCE, junction to air TEMPERATURE RANGE, case	F > 60Hz F < 60Hz Full temperature range Meets full range specifications	-25	30	1.3 1.7 +85	°C/W °C/W °C/W

- NOTES: 1. Unless otherwise noted  $T_C = 25^{\circ}C$ ,  $C_C = 10pF$ ,  $R_C = 1K\Omega$ . DC input specifications are  $\pm$  value given. Power supply voltage is typical rating.
  - 2. Long term operation at the maximum junction temperature will result in reduced product life. Derate internal power dissipation to achieve high MTTF. For guidance, refer to heatsink data sheet.
  - 3. Derate maximum supply voltage .5 V/°C below case temperature of 25°C. No derating is needed above  $T_C = 25$ °C.

## CAUTION

The PA46 is constructed from MOSFET transistors. ESD handling procedures must be observed.

The exposed substrate is beryllia (BeO). Do not crush, machine, or subject to temperatures in excess of 850°C to avoid generating toxic fumes.



PA46 OPERATING CONSIDERATIONS

#### **GENERAL**

Please read Application Note 1 "General Operating Considerations" which covers stability, supplies, heat sinking, mounting, current limit, SOA interpretation, and specification interpretation. Visit www.apexmicrotech.com for design tools that help automate tasks such as calculations for stability, internal power dissipation, current limit and heat sink selection. The "Application Notes" and "Technical Seminar" sections contain a wealth of information on specific types of applications. Package outlines, heat sinks, mounting hardware and other accessories are located in the "Packages and Accessories" section. Evaluation Kits are available for most Apex product models, consult the "Evaluation Kit" section for details. For the most current version of all Apex product data sheets, visit www.apexmicrotech.com.

## **CURRENT LIMIT**

Current limiting is achieved by developing 0.83V on the amplifiers current sense circuit by way of an internal tie to the output drive (pin 5) and an external current sense line (pin 10). A sense resistor  $R_{\rm CL}$  is used to relate this sense voltage to a current flowing from output drive.

$$R_{CL} = \frac{0.83 - 0.05 * I_{CL}}{I_{CL}}$$

$$I_{CL} = \frac{0.83}{R_{CL} + 0.05}$$

with a maximum practical value of  $16\Omega$ .  $R_{\text{CL}}$  is added to the typical value of output resistance and affects the total possible swing since it carries the load current. The swing reduction,  $V_{\text{R}}$  can be established  $V_{\text{R}} = I_{\text{OUT}} * R_{\text{CL}}$ .

## INPUT PROTECTION

The PA46 inputs are protected against common mode voltages up to the supply rails, differential voltages up to  $\pm 16$  volts and static discharge. Differential voltages exceeding 16 volts will be clipped by the protection circuitry. However, if more than a few milliamps of current is available from the input drive source, the protection circuitry could be destroyed. The protection circuitry includes 300 ohm current limiting resistors at each input. This security may be insufficient for severe overdrive of the input. Adding external resistors to the application which limits severe input overdrive current to 1mA, will prevent damage.

## **STABILITY**

The PA46 has sufficient phase margin when compensated for unity gain to be stable with capacitive loads of at least 10nF. However, the low pass circuit created by the sum-point (–in) capacitance and the feedback network may add phase shift and cause instabilities. As a rule, the sum-point load resistance (input and feedback resistors in parallel) should be 1k ohm or less. Alternatively, use a bypass capacitor across the feedback resistor. The time constant of the feedback resistor


and bypass capacitor combination should match the time constant of the sum-point resistance and sum-point capacitance.

The PA46 is externally compensated and performance can be tailored to the application. The compensation network  $C_{\rm c}$ – $R_{\rm c}$  must be mounted closely to the amplifier pins 8 and 9 to avoid noise coupling to these high impedance nodes.

## SAFE OPERATING AREA (SOA)

The MOSFET output stage of this power operational amplifier has limitations from its channel temperature.

NOTE: The output is protected against transient flyback. However, for protection against sustained, high energy flyback, external fast-recovery diodes should be used.



## **SHUTDOWN**

Pin 3 (SHDN) will shut off the output stage when at least  $90\mu$ A is pulled from pin 3 to any voltage at least 3 volts less than  $+V_s$  (ground, for example).

# BIAS CLASS OPTION FOR LOWER QUIESCENT CURRENT

Normally pin 7 ( $I_Q$ ) is left open. When pin 7 is tied to pin 8 ( $C_{\text{Cl}}$ ) the quiescent current in the output stage is disabled. This results in lower quiescent current, but also class C biasing of the output stage.