

FEATURES

- Operating Power-Supply Voltage Range of 3 V to 12 V
- Supports Bidirectional Data Transfer of I²C Bus Signals
- Allows Bus Capacitance of 400 pF on Main I²C Bus (Sx/Sy Side) and 3000 pF on Transmission Side (Lx/Ly Side)
- Dual Bidirectional Unity-Voltage-Gain Buffer With No External Directional Control Required
- Drives 10× Lower-Impedance Bus Wiring for Improved Noise Immunity

- Multi-Drop Distribution of I²C Signals Using Low-Cost Twisted-Pair Cables
- I²C Bus Operation Over 50 Meters of Twisted-Pair Wire
- Latch-up Performance Exceeds 100 mA Per JESD 78, Class II
- ESD Protection Exceeds JESD 22
 - 2500-V Human-Body Model (A114-A)
 - 400-V Machine Model (A115-A)
 - 1000-V Charged-Device Model (C101)



NC – No internal connection

DESCRIPTION/ORDERING INFORMATION

The P82B715 is a bipolar device intended for I^2C bus systems applications and supports bidirectional data transfer via the I^2C bus. The P82B715 buffers both the serial data (SDA) and serial clock (SCL) signals on the I^2C bus and allows for extension of the I^2C bus, while retaining all the operating modes and features of the I^2C system.

ORDERING INFORMATION

T _A	PACKAGE ⁽¹⁾⁽²⁾		ORDERABLE PART NUMBER	TOP-SIDE MARKING
	PDIP – P	Tube of 50	P82B715P	P82B715P
–40°C to 85°C		Tube of 75	P82B715D	DC715
	3010 - D	Reel of 2500	P82B715DR	FG/15

(1) Package drawings, thermal data, and symbolization are available at www.ti.com/packaging.

(2) For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI website at www.ti.com.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

P82B715 I²C BUS EXTENDER

SCPS145A-DECEMBER 2007-REVISED FEBRUARY 2008



DESCRIPTION/ORDERING INFORMATION (CONTINUED)

In general, the I^2C bus capacitance limit of 400 pF restricts practical communication distances to a few meters. One of the advantages of the P82B715 is that it can isolate bus capacitance such that the total loading (devices, connectors, traces and wires) of the new bus or remote I^2C nodes are not apparent to other I^2C buses (or nodes). This is achieved by using one P82B715 device at each end of a long cable. The pin Lx of one P82B715 device has to be connected to Lx of the second P82B715 (similarly for Ly). This allows the total system capacitance load to be around 3000 pF. The P82B715 uses undirectional analog current amplification to increase the current sink capability of I^2C chips by a factor of ten and to change the 400-pF I^2C bus specification limit into a 4-nF bus wiring capacitance limit. That means longer cables or lower-cost general-purpose wiring may be used to connect two separate I^2C -based systems, without worrying about the special voltage levels associated with other I^2C bus buffers.

Multiple P82B715s can be connected together in a star or multipoint architecture by their Lx/Ly ports, without limit, as long as the total capacitance of the system remains less than about 3000 pF (400 pF or less when referenced to any Sx/Sy connection). In that arrangement, the master and/or slave devices are attached to the Sx/Sy port of each P82B715. The P82B715 alone does not support voltage-level translation, but it simplifies the application of low-cost transistors for this purpose. In normal use, the power-supply voltages at each end of the low-impedance buffered bus line should be the same. If these differ by a significant amount, noise margin is sacrificed.

Two or more Sx or Sy I/Os can be interconnected and are also fully compatible with bus buffers that use voltage-level offsets (such as the PCA9515A) because it duplicates and transmits the offset voltage.

D OR P PACKAGE NO.	NAME	DESCRIPTION
1	NC	No connection
2	Lx	Buffered serial data bus or LDA
3	Sx	Serial data bus or SDA. Connect to V_{CC} of I ² C master through a pullup resistor.
4	GND	Ground
5	NC	No connection
6	Sy	Serial clock bus or SCL. Connect to V_{CC} of I ² C master through a pullup resistor.
7	Ly	Buffered serial clock bus or LCL
8	V _{CC}	Supply voltage

TERMINAL FUNCTIONS

FUNCTIONAL BLOCK DIAGRAM



 $I_{s_x} = I_{Lx}$ $I_{s_x} = I_{Lx}$ $I_{s_x} = I_{0 \times I_{s_x}}$ $I_{Lx} = 10 \times I_{s_x}$ $U_{cc} \circ$ $V_{cc} \circ$ $U_{cc} \circ$ U_{cc}

Figure 1. Equivalent Circuit (One-Half of P82B715)

Functional Description

Sx and Sy

The I²C pins (Sx and Sy) are designed to interface with a normal I²C bus. The maximum I²C bus supply voltage is 12 V. The Sx and Sy pins contain identical circuitry and can be used interchangeably as SCL or SDA.

Lx and Ly

On the special low-impedance or buffered-line side, the corresponding output becomes the LDA data line or LCL clock line. The P82B715 provides current amplification from its I²C bus to its low impedance or buffered bus. Whenever current is flowing out of Sx into an I²C chip driving the I²C bus low, its amplifier sinks ten times that current into Lx, to drive the buffered bus low (see Figure 1). To minimize interference and ensure stability, the current rise and fall times of the Lx drive amplifier are internally controlled. The P82B715 does not amplify signal currents flowing into Sx on the I²C bus driven by currents flowing out of Lx on the buffered side. A buffered bus logic low signal at Lx passes via the internal 30- Ω resistor to drive the I²C bus low. This signal current amplification, dependent on its direction, preserves the multimaster bidirectional open-collector/open-drain characteristic of any connected I²C bus lines and the new low-impedance bus. Bus logic-signal voltage levels are clamped at (V_{CC} + 0.7 V) but, otherwise, are independent of the supply voltage, V_{CC}.

P82B715 I²C BUS EXTENDER

SCPS145A-DECEMBER 2007-REVISED FEBRUARY 2008



Absolute Maximum Ratings⁽¹⁾

over operating free-air temperature range (unless otherwise noted)

			MIN	MAX	UNIT
V_{CC}	Supply voltage range		-0.3	12	V
V	I ² C bus voltage range	Sx or Sy	0	V _{CC}	N/
vb	Buffered bus voltage range	Lx or Ly	0	V _{CC}	v
		Sx or Sy		60	س ۸
10	Continuous output current	Lx or Ly		60	ША
I _{CC}	Continuous current through V _{CC} or GND			60	mA
0	Postage thermal impedance (2)	D package		97	0000
ØJA	Package merman impedance ?	P package		85	0/10
T _{stg}	Storage temperature range		-55	125	°C
T _A	Operating free-air temperature range		-40	85	°C

(1) Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) The package thermal impedance is calculated in accordance with JESD 51-7.

Recommended Operating Conditions

		MIN	MAX	UNIT
V_{CC}	Supply voltage ⁽¹⁾	4.5	12	V
T _A	Operating free-air temperature	-40	85	°C

(1) Operation with reduced performance is possible down to 3 V. Typical static sinking performance is not degraded at 3 V, but the dynamic sink currents while the output is being driven through V_{CC}/2 are reduced and can increase fall times. Timing-critical designs should accommodate the specified minimums.

Electrical Characteristics

$V_{CC} = 5 V. T_{A} = 25^{\circ}C.$	voltages are sp	ecified with respe	ect to GND (unle	ss otherwise specified
- CC , - A = ,				

	PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
		Sx = Sy	= V _{CC}		14		
lee	Quiescent supply current	$V_{\rm CC} = 12$	2 V		15		mA
		Both I ² C Both buf	inputs low, fered outputs sinking 30 mA		22		
I _{IOS}	Output sink current on I ² C bus	Sx, Sy	$ \begin{array}{l} V_{CC} > 3 \ V, \\ V_{Sx}, \ V_{Sy} \ (low) = 0.4 \ V, \\ V_{Lx}, \ V_{Ly} \ (low) \ on \ buffered \ bus = 0.3 \ V, \\ I_{Lx}, \ I_{Ly} = -3 \ mA^{(1)} \end{array} $	2.6			mA
				30			
I _{IOL}	Output sink current on buffered bus	Lx, Ly	3 V < V _{CC} < 4.5 V, V _{Lx} , V _{Ly} (low) = 0.4 V to 1.5 V, I _{Sx} , I _{Sy} sinking on I ² C bus < -4 mA	24			mA
			3 V < V _{CC} < 4.5 V, V _{Lx} , V _{Ly} (low) = 1.5 V to V _{CC} , I _{Sx} , I _{Sy} sinking on I ² C bus = -7 mA	24			
	Input current from I ² C bus	Sx, Sy	I_{Lx} , I_{Ly} sink on buffered bus = 30 mA			-3.2	
L	Input current from buffered bus ⁽¹⁾		V_{CC} > 3 V, I_{Sx} , I_{Sy} sink on I ² C bus = 3 mA ⁽¹⁾			-3	mA
	Leakage current on buffered bus	Lx, Ly	$V_{CC} = 3 V to 12 V,$ $V_{Lx}, V_{Ly} = V_{CC},$ $V_{Sx}, V_{Sy} = V_{CC}$			200	μA
Z _{in} /Z _{out}	Input/output impedance	$V_{Sx} < V_{L}$	x, Buffer is active	8	10	13	

(1) Buffer is passive in this test. The Sx/Sy sink current flows via an internal resistor to the driver connected at the Lx/Ly I/O.

Switching Characteristics

 $V_{CC} = 5 \text{ V}, T_A = 25^{\circ}\text{C}$, no capacitive loads, voltages are specified with respect to GND (unless otherwise specified)

	PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	ТҮР	UNIT
Buffer D	elay Times					
+	Delay time to V_{Lx} voltage crossing $V_{CC}/2$ for input drive current step I_{Sx} at $Sx^{(1)}$ (see Figure 2)	I _{Sx} I _{Sy}	V _{Lx} V _{Ly}	R_{Lx} pullup = 270 Ω	250	ns
^t rise/fall	Buffer delay time, switching edges between V_{Lx} input and V_{Sx} output $^{(2)}$	V _{Lx} V _{Ly}	V _{Sx} V _{Sy}	R_{Lx} pullup = 4700 Ω	0	ns

(1) A conventional input-output delay is not observed in the Sx/Lx voltage waveforms, because the input and output pins are internally tied with a 30-Ω resistor so they show equal logic voltage levels to within 100 mV. When connected in an I²C system, an Sx/Sy input pin cannot rise/fall until the buffered bus load at the output pin has been driven by the internal amplifier. This test measures the bus propagation delay caused to falling or rising voltages at the Lx/Ly output (as well as the Sx/Sy input) by the amplifier's response time. The figure given is measured with a drive current as shown in Figure 2. Because this is a dynamic bus test in which a corresponding bus driving IC has an output voltage well above 0.4 V, 6 mA is used instead of the static 3 mA.

(2) The signal path Lx to Sx and Ly to Sy is passive via the internal 30-Ω resistor. There is no amplifier involved and essentially no signal propagation delay.



PARAMETER MEASUREMENT INFORMATION



Figure 2. Test Circuit for Delay Times

APPLICATION INFORMATION

By using two (or more) P82B715 devices, a subsystem can be built that retains the interface characteristics of a normal I²C device so that the subsystem may be included in, or added to, any I²C or related system.

The subsystem features a low-impedance or buffered bus capable of driving large wiring capacitance (see Figure 3).



Figure 3. Minimum Subsystem Diagram

The P82B715 can operate with a supply voltage from 3 V to 12.5 V, but the logic-signal levels at Sx/Lx are independent of the supply voltage. They remain at the levels presented to the chip by the attached devices. The maximum static I^2C bus sink current, 3 mA, flowing in either direction in the internal current sense resistor, causes a difference less than 100 mV in the bus logic low levels at Sx and Lx. This makes P82B715 fully compatible with all logic signal drivers, including TTL. The P82B715 cannot modify the bus logic signal voltage levels, but it contains internal diodes connected between Lx/Sx and V_{CC} that conduct and limit the logic signal swing if the applied logic levels would have exceeded the supply voltage by more than 0.7 V.

In normal applications, external pullup resistors pull the connected buses up to the desired voltage high level. Usually this is the supply voltage, V_{CC} , but for very low logic voltages, it is necessary to use a V_{CC} of at least 3.3 V and preferably higher. Note that full performance over temperature is ensured only from 4.5 V. Specification deratings apply when its supply voltage is reduced below 4.5 V. The absolute minimum V_{CC} is 3 V.

I²C Systems

As in standard I²C systems, pullup resistors are required to provide the logic high levels on the buffered bus, as the standard open-collector configuration is retained. The size and number of pullup resistors depends on the system.

If P82B715 devices are to be permanently connected into a system, the circuit may be configured with only one pullup resistor on the buffered bus and none on the I^2C buses, but the system design is simplified, and performance is improved by fitting separate pullups on each section of the bus. When a subsystem using P82B715 may be optionally connected to an existing I^2C system that already has a pullup, the effects of the subsystem pullups acting in parallel with the existing I^2C bus pullup must be considered.

Pullup Resistance Calculation

When calculating the pullup resistance values, the gain of the buffer introduces scaling factors that must be applied to the system components. In practical systems, the pullup resistance value is calculated to meet the rise time limit for I^2C systems. As an approximation, this limit is satisfied in a 100-kHz system if the time constant of the total system (product of the net resistance and net capacitance) is set to 1 μ s or less.

In systems using the P82B715, it is convenient to set the total system time constant by considering each bus node separately (i.e., the l^2C nodes and the buffered bus node) and selecting a separate pullup resistor for each node to provide time constants of less than 1 μ s. If each node complies then the system requirement is also met.



This arrangement, using multiple pullups as shown in Figure 4, provides the best system performance and allows stand-alone operation of individual I²C buses if parts of the extended system are disconnected or reconnected. For each bus section, the pullup resistor is calculated as:

$$R = 1 \ \mu s / (C_{device} + C_{wiring})$$

Where:

C_{device} = Sum of any connected device capacitances

 C_{wiring} = Total wiring and stray capacitance on the bus section

The 1 μ s is an approximation with a safety factor to the theoretical time constant necessary to meet the specified 1- μ s bus rise-time specification in a system with variable logic thresholds, where the CMOS limits of 30% and 70% of V_{CC} apply. The calculated value is 1.18 μ s.

If these capacitances cannot be measured or calculated, an approximation can be made by assuming that each device presents 10 pF of load capacitance and 10 pF of trace capacitance, and that cables range from 50 pF to 100 pF per meter.



Figure 4. Single Pullup Buffered Bus

If only a single pullup is used, it must be placed on the buffered bus (as R2 in Figure 4,) and the associated total system capacitance calculated by combining the individual bus capacitances into an equivalent capacitive loading on the buffered bus.

This equivalent capacitance is the sum of the capacitance on the buffered bus plus ten times the sum of the capacitances on all the connected I²C nodes. The calculated value should not exceed 4 nF. The single buffered bus pullup resistor is then calculated to achieve the 1- μ s rise time, and it provides the pullup for the buffered bus and for all other connected I²C bus nodes included in the calculation.

Calculating Bus Drive Currents

Figure 4 shows three P82B715 devices connected to a common buffered bus. The associated bus capacitances are omitted for clarity, but assume the resistors have been selected to give R-C products of less than 1 μ s so the bus rise-time requirement is satisfied. An I²C device connected at I²C 1 and holding the SDA bus low must sink the current flowing in its local pullup R1, plus, with assistance from the P82B715, the currents in R2, R3, and R4. Because the resistors R3 and R4 act to pull the bus nodes I²C 2 and I²C 3 and their corresponding Sx pins to a voltage higher than the voltage at the Lx pins, their buffer amplifiers are inactive. The SDA at Sx of I²C 2 and I²C 3 is pulled low by the low at Lx via the internal 30- Ω resistor that links Lx to Sx. So the effective current that must be sunk by the P82B715 buffer on I²C 1 at its Lx pin is the sum of the currents in R2, R3, and R4. The Sx current that must be sunk by an I²C device at I²C 1 due to the buffer gain action is 1/10 of the Lx current. So the effective pullup determining the current to be sunk by an I²C device at I²C 1 is R1 in parallel with resistors ten times the values of R2, R3, and R4. If R1 = R3 = R4 = 10 k Ω , and R2 = 1 k Ω , the effective pullup load at I²C 1 is 10 k Ω ||100 k Ω ||100 k Ω |

The same calculation applies for $I^2C 2$ or $I^2C 3$.



To calculate the current sunk by the Lx pin of the buffer at I²C 1, note that the current in R1 is sunk directly by the device at I²C 1. The buffer, therefore, sinks only the currents flowing in R2, R3, and R4, so the effective pullup is R2 in parallel with R3 and R4.

In this example that is 1 k Ω ||10 k Ω ||10 k Ω = 833 Ω . For a 5.5-V supply and 0.4-V low, the buffer is sinking 16.3 mA.

The P82B715 has a static sink rating of 30 mA at Lx. The requirement is that the pullup on the buffered bus, in parallel with all other pullups that it is indirectly pulling low on Sx pins of other P82B715 devices, does not cause this 30-mA limit to be exceeded.

The minimum pullup resistance in a 5-V \pm 10% system is 170 Ω .

The general requirement is:

 $(V_{CC}(max) - 0.4)/R_P < 30 \text{ mA}$

Where:

 R_p = Parallel combination of all pullup resistors driven by the Lx pin of the P82B715

Figure 5 shows calculations for an expanded I²C bus with 3 nF of cable capacitance.



$$R1 = \frac{1 \ \mu s}{50 \ pF} = 20 \ k\Omega$$

Figure 5. Typical Loading Calculations

9

R3 =

PACKAGING INFORMATION

Orderable Device	Status ⁽¹⁾	Package Type	Package Drawing	Pins	Package Qty	e Eco Plan ⁽²⁾	Lead/Ball Finish	MSL Peak Temp ⁽³⁾
P82B715D	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
P82B715DG4	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
P82B715DR	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
P82B715DRG4	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
P82B715P	ACTIVE	PDIP	Р	8	50	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type
P82B715PE4	ACTIVE	PDIP	Р	8	50	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

⁽³⁾ MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE MATERIALS INFORMATION

www.ti.com

TAPE AND REEL INFORMATION

REEL DIMENSIONS

TEXAS INSTRUMENTS





TAPE DIMENSIONS



A0	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

TAPE AND REEL INFORMATION

*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
P82B715DR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1

TEXAS INSTRUMENTS

www.ti.com

PACKAGE MATERIALS INFORMATION

14-Jul-2012



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
P82B715DR	SOIC	D	8	2500	367.0	367.0	35.0

P(R-PDIP-T8)

PLASTIC DUAL-IN-LINE PACKAGE



- A. All linear dimensions are in inches (millimeters).B. This drawing is subject to change without notice.
- C. Falls within JEDEC MS-001 variation BA.



D (R-PDSO-G8)

PLASTIC SMALL OUTLINE



NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
- E. Reference JEDEC MS-012 variation AA.





NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
 E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have *not* been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components which meet ISO/TS16949 requirements, mainly for automotive use. Components which have not been so designated are neither designed nor intended for automotive use; and TI will not be responsible for any failure of such components to meet such requirements.

Products		Applications	
Audio	www.ti.com/audio	Automotive and Transportation	www.ti.com/automotive
Amplifiers	amplifier.ti.com	Communications and Telecom	www.ti.com/communications
Data Converters	dataconverter.ti.com	Computers and Peripherals	www.ti.com/computers
DLP® Products	www.dlp.com	Consumer Electronics	www.ti.com/consumer-apps
DSP	dsp.ti.com	Energy and Lighting	www.ti.com/energy
Clocks and Timers	www.ti.com/clocks	Industrial	www.ti.com/industrial
Interface	interface.ti.com	Medical	www.ti.com/medical
Logic	logic.ti.com	Security	www.ti.com/security
Power Mgmt	power.ti.com	Space, Avionics and Defense	www.ti.com/space-avionics-defense
Microcontrollers	microcontroller.ti.com	Video and Imaging	www.ti.com/video
RFID	www.ti-rfid.com		
OMAP Applications Processors	www.ti.com/omap	TI E2E Community	e2e.ti.com
Wireless Connectivity	www.ti.com/wirelessconn	ectivity	

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2012, Texas Instruments Incorporated