## **Power MOSFET**

# 60 V, 15 m $\Omega$ , 39 A, Single N-Channel

#### **Features**

- Small Footprint (5x6 mm) for Compact Design
- Low R<sub>DS(on)</sub> to Minimize Conduction Losses
- Low Capacitance to Minimize Driver Losses
- NVMFS Prefix for Automotive and Other Applications Requiring Unique Site and Control Change Requirements; AEC-Q101 Qualified and PPAP Capable
- These are Pb-Free Devices

#### MAXIMUM RATINGS (T<sub>J</sub> = 25°C unless otherwise noted)

Parameter			Symbol	Value	Unit
Drain-to-Source Voltage			$V_{DSS}$	60	V
Gate-to-Source Voltage	Gate-to-Source Voltage			±20	V
Continuous Drain Cur-	Steady State	T <sub>mb</sub> = 25°C	I <sub>D</sub>	39	Α
rent R $_{\Psi J-mb}$ (Notes 1, 2, 3)		T <sub>mb</sub> = 100°C		28	
Power Dissipation		T <sub>mb</sub> = 25°C	$P_{D}$	54	W
R <sub>ΨJ-mb</sub> (Notes 1, 2, 3)		T <sub>mb</sub> = 100°C		27	
Continuous Drain Cur-		T <sub>A</sub> = 25°C	I <sub>D</sub>	10.2	Α
rent R <sub>θJA</sub> (Notes 1 & 3)	Steady	T <sub>A</sub> = 100°C		7.2	
Power Dissipation	State	T <sub>A</sub> = 25°C	$P_{D}$	3.7	W
R <sub>θJA</sub> (Notes 1 & 3)		T <sub>A</sub> = 100°C		1.8	
Pulsed Drain Current	T <sub>A</sub> = 25	°C, t <sub>p</sub> = 10 μs	I <sub>DM</sub>	179	Α
Operating Junction and Storage Temperature			T <sub>J</sub> , T <sub>stg</sub>	–55 to 175	°C
Source Current (Body Diode)			Is	46	Α
Single Pulse Drain-to-Source Avalanche Energy (T <sub>J</sub> = 25°C, V <sub>DD</sub> = 50 V, V <sub>GS</sub> = 10 V, $I_{L(pk)}$ = 18 A, L = 0.3 mH, $R_G$ = 25 $\Omega$ )			E <sub>AS</sub>	49	mJ
Lead Temperature for Soldering Purposes (1/8" from case for 10 s)			TL	260	°C

Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect device reliability.

#### THERMAL RESISTANCE MAXIMUM RATINGS

Parameter	Symbol	Value	Unit
Junction-to-Mounting Board (top) - Steady State (Notes 2, 3)	$R_{\Psi J-mb}$	2.8	°C/W
Junction-to-Ambient - Steady State (Note 3)	$R_{\theta JA}$	41	


- The entire application environment impacts the thermal resistance values shown, they are not constants and are only valid for the particular conditions noted.
- 2. Psi  $(\Psi)$  is used as required per JESD51-12 for packages in which substantially less than 100% of the heat flows to single case surface.
- 3. Surface-mounted on FR4 board using a 650 mm<sup>2</sup>, 2 oz. Cu pad.



### ON Semiconductor®


#### http://onsemi.com

V <sub>(BR)DSS</sub>	V <sub>(BR)DSS</sub> R <sub>DS(ON)</sub> MAX	
60 V	15 mΩ @ 10 V	00.4
	21 mΩ @ 4.5 V	39 A



**N-CHANNEL MOSFET** 





A = Assembly Location

Y = Year W = Work Week ZZ = Lot Traceability

#### **ORDERING INFORMATION**

Device	Package	Shipping <sup>†</sup>
NVMFS5885NLT1G	SO-8FL (Pb-Free)	1500 / Tape & Reel
NVMFS5885NLT3G	SO-8FL (Pb-Free)	5000 / Tape & Reel


†For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

### **ELECTRICAL CHARACTERISTICS** ( $T_J = 25$ °C unless otherwise noted)

Parameter	Symbol	Test Condition		Min	Тур	Max	Unit
OFF CHARACTERISTICS	•				•	•	•
Drain-to-Source Breakdown Voltage	V <sub>(BR)DSS</sub>	$V_{GS} = 0 \text{ V}, I_D = 250 \mu\text{A}$		60			V
Zero Gate Voltage Drain Current	Voltage Drain Current $I_{DSS}$ $V_{CS} = 0.V$ $T_{J} = 0.0$	T <sub>J</sub> = 25°C			1.0	μΑ	
		V <sub>GS</sub> = 0 V, V <sub>DS</sub> = 60 V	T <sub>J</sub> = 125°C			10	
Gate-to-Source Leakage Current	I <sub>GSS</sub>	V <sub>DS</sub> = 0 V, V <sub>GS</sub>	<sub>S</sub> = ± 20 V			±100	nA
ON CHARACTERISTICS (Note 4)							
Gate Threshold Voltage	V <sub>GS(TH)</sub>	$V_{GS} = V_{DS}, I_{D}$	= 250 μΑ	1.5		2.5	V
Drain-to-Source On Resistance	R <sub>DS(on)</sub>	V <sub>GS</sub> = 10 V, I	<sub>D</sub> = 15 A		11.6	15	mΩ
		V <sub>GS</sub> = 4.5 V,	<sub>D</sub> = 15 A		15.2	21	1
CHARGES AND CAPACITANCES							
Input Capacitance	C <sub>iss</sub>	V <sub>GS</sub> = 0 V, f =	: 1 MHz,		1340		pF
Output Capacitance	C <sub>oss</sub>	V <sub>DS</sub> = 2	o V		125		1
Reverse Transfer Capacitance	C <sub>rss</sub>	1	1		85		1
Total Gate Charge	Q <sub>G(TOT)</sub>	$V_{GS} = 4.5 \text{ V}, V_{DS} = 48 \text{ V}, I_{D} = 15 \text{ A}$ $V_{GS} = 10 \text{ V}, V_{DS} = 48 \text{ V}, I_{D} = 15 \text{ A}$			12		
Threshold Gate Charge	Q <sub>G(TH)</sub>				1.1		
Gate-to-Source Charge	$Q_{GS}$				4.0		nC
Gate-to-Drain Charge	$Q_{GD}$				6.3		
Total Gate Charge	Q <sub>G(TOT)</sub>				21		nC
SWITCHING CHARACTERISTICS (No	ote 5)						
Turn-On Delay Time	t <sub>d(ON)</sub>				10		
Rise Time	t <sub>r</sub>	V <sub>GS</sub> = 4.5 V, V	os = 48 V,		64		1
Turn-Off Delay Time	t <sub>d(OFF)</sub>	$I_D = 15 \text{ A}, R_G$			18		ns
Fall Time	t <sub>f</sub>	1			52		
DRAIN-SOURCE DIODE CHARACTER	ISTICS						
Forward Diode Voltage	$V_{SD}$	V <sub>GS</sub> = 0 V,	T <sub>J</sub> = 25°C		0.8	1.2	V
		I <sub>S</sub> = 15 A	T <sub>J</sub> = 125°C		0.7		1
Reverse Recovery Time	t <sub>RR</sub>	V <sub>GS</sub> = 0 V, dls/dt = 100 A/μs, l <sub>S</sub> = 15 A			20		
Charge Time	ta				15		ns
Discharge Time	t <sub>b</sub>				5.0		1
Reverse Recovery Charge	Q <sub>RR</sub>				16		nC

Pulse Test: Pulse Width ≤ 300 μs, Duty Cycle ≤ 2%.
 Switching characteristics are independent of operating junction temperatures.

#### TYPICAL CHARACTERISTICS



#### TYPICAL CHARACTERISTICS




Figure 7. Capacitance Variation

Figure 8. Gate-to-Source Voltage vs. Total Charge




Figure 9. Resistive Switching Time Variation vs. Gate Resistance

Figure 10. Diode Forward Voltage vs. Current




Figure 11. Maximum Rated Forward Biased Safe Operating Area

#### **TYPICAL CHARACTERISTICS**





Figure 12. Thermal Response

#### PACKAGE DIMENSIONS





#### NOTES:

- DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 1994.
  CONTROLLING DIMENSION: MILLIMETER.
- DIMENSION D1 AND E1 DO NOT INCLUDE MOLD FLASH PROTRUSIONS OR GATE BURRS.

	MILLIMETERS					
DIM	MIN	NOM	MAX			
Α	0.90	1.00	1.10			
A1	0.00		0.05			
b	0.33	0.41	0.51			
С	0.23	0.28	0.33			
D		5.15 BSC				
D1	4.50	4.90	5.10			
D2	3.50		4.22			
E		6.15 BSC	;			
E1	5.50	5.80	6.10			
E2	3.45		4.30			
е		1.27 BSC				
G	0.51	0.61	0.71			
K	1.20	1.35	1.50			
L	0.51	0.61	0.71			
L1	0.05	0.17	0.20			
M	3.00	3.40	3.80			
θ	0 °		12 °			

- STYLE 1: PIN 1. SOURCE
  - 2. SOURCE
  - 3. SOURCE GATE
  - DRAIN
- <−0.750 1.270 8x b 0.10 С Α В .000 Ф e/2 0.05 C 0.965 Κ 1.330 0.905 2X F2 0.495 -PIN 5 (EXPOSED PAD) М 4.530 3.200 0.475 D2 G 2X **BOTTOM VIEW** → 1.530

\*For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

4.560

ON Semiconductor and under registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of SCILLC's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking, ited. SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

#### **PUBLICATION ORDERING INFORMATION**

#### LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA

Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada Email: orderlit@onsemi.com

N. American Technical Support: 800-282-9855 Toll Free USA/Canada

Europe, Middle East and Africa Technical Support: Phone: 421 33 790 2910

Japan Customer Focus Center Phone: 81-3-5817-1050

ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative