OKI Semiconductor

MSM80C154S/83C154S

CMOS 8-bit Microcontroller

GENERAL DESCRIPTION

The MSM80C154S/MSM83C154S, designed for the high speed version of the existing MSM80C154/MSM83C154, is a higher performance 8-bit microcontroller providing low-power consumption.

The MSM80C154S/MSM83C154S covers the functions and operating range of the existing MSM80C154/83C154/80C51F/80C31F.

The MSM80C154S is identical to the MSM83C154S except it does not contain the internal program memory (ROM).

FEATURES

Operating range

Operating frequency : $0 \text{ to } 3 \text{ MHz} (V_{cc}=2.2 \text{ to } 6.0 \text{ V})$

0 to 12 MHz (V_{cc} =3.0 to 6.0 V) 0 to 24 MHz (V_{cc} =4.5 to 6.0 V)

Operating voltage : 2.2 to 6.0 V

Operating temperature : -40 to +85°C (Operation at +125°C conforms to

the other specification.)

Fully static circuit

Upward compatible with the MSM80C51F/80C31F

• On-chip program memory : 16K words x 8 bits ROM (MSM83C154S only)

• On-chip data memory : 256 words x 8 bits RAM External program memory address space : 64K bytes ROM (Max) : 64K bytes RAM External data memory address space • 1/O ports : 4 ports x 8 bits

(Port 1, 2, 3, impedance programmable) : 32 • 16-bit timer/counters

 Multifunctional serial port : I/O Expansion mode

: UART mode (featuring error detection) • 6-source 2-priority level Interrupt and multi-level

Interrupt available by programming IP and IE registers Memory-mapped special function registers

 Bit addressable data memory and SFRs • Minimum instruction cycle : 500 ns @ 24 MHz operation

 Standby functions : Power-down mode (oscillator stop)

Activated by software or hardware; providing

ports with floating or active status

The software power-down stet mode is terminated by interrupt signal enabling execution from

the interrupted address.

• Package options


44-pin QFJ (QFJ44-P-S650) 44-pin TQFP (TQFP44-P-1010-K)

40-pin plastic DIP (DIP40-P-600) : (Product name: MSM80C154SRS/MSM83C154S-xxxRS) 44-pin plastic QFP (QFP44-P-910-2K) : (Product name: MSM80C154SGS-2K/MSM83C154SxxxGS-2K)


: (Product name: MSM80C154SJS/MSM83C154S-xxxJS) : (Product name: MSM80C154STS-K/MSM83C154S-xxxTS-K)

xxx: indicates the code number

BLOCK DIAGRAM (MSM83C154S)




PIN CONFIGURATION (TOP VIEW)




40-Pin Plastic DIP

PIN CONFIGURATION (Continued)



NC: No-connection pin


44-Pin Plastic QFP



NC : No-connection pin

44-Pin Plastic TQFP

PIN CONFIGURATION (Continued)



NC: No-connection pin

44-Pin Plastic QFJ

PIN DESCRIPTIONS

Symbol	Descriptipn
P0.0 to P0.7	Bidirectional I/O ports. They are also the data/address bus (input/output of data and output of lower 8-bit address when external memory is accessed). They are open-drain outputs when used as I/O ports, but 3-state outputs when used as data/address bus.
P1.0 to P1.7	P1.0 to P1.7 are quasi-bidirectional I/O ports. They are pulled up internally when used as input ports. Two of them have the following secondary functions: •P1.0 (T2) : used as external clock input pins for the timer/counter 2. •P1.1 (T2EX) : used as trigger input for the timer/counter 2 to be reloaded or captured; causing the timer/counter 2 interrupt.
P2.0 to P2.7	P2.0 to P2.7 are quasi-bidirectional I/O ports. They also output the higher 8-bit address when an external memory is accessed. They are pulled up internally when used as input ports.
P3.0 to P3.7	P3.0 to P3.7 are quasi-bidirectional I/O ports. They are pulled up internally when used as input ports. They also have the following secondary functions: •P3.0 (RXD)
	Serial data input/output in the I/O expansion mode and serial data input in the UART mode when the serial port is used. •3.1 (TXD)
	Synchronous clock output in the I/O expansion mode and serial data output in the UART mode when the serial port is used. -3.2 (INTO)
	Used as input pin for the external interrupt 0, and as count-up control pin for the timer/counter 0. •3.3 (INT1)
	Used as input pin for the external interrupt 1, and as count-up control pin for the timer/counter 1. •3.4 (T0)
	Used as external clock input pin for the timer/counter 0. •3.5 (T1)
	Used as external clock input pin for the timer/counter 1 and power-down-mode control input pin. •3.6 (WR)
	Output of the write-strobe signal when data is written into external data memory. •3.7 (RD)
	Output of the read-strobe signal when data is read from external data memory.
ALE	Address latch enable output for latching the lower 8-bit address during external memory access. Two ALE pulses are activated per machine cycle except during external data memory access at which time one ALE pulse is skipped.
PSEN	Program store enable output which enables the external memory output to the bus during external program memory access. Two PSEN pulses are activated per machine cycle except during external data memory access at which two PSEN pulses are skipped.
EA	When \overline{EA} is held at "H" level, the MSM 83C154S executes instructions from internal program memory at address 0000H to 3FFFH, and executes instructions from external program memory above address 3FFFH. When \overline{EA} is held at "L" level, the MSM80C154S/MSM83C154S executes instructions from external program memory for all addresses.

PIN Descriptions (Continued)

Symbol	Descriptipn
RESET	If this pin remains "H" for at least one machine cycle, the MSM80C154S/MSM83C154S is reset. Since this pin is pulled down internally, a power-on reset is achieved by simply connecting a capacitor between $V_{\rm CC}$ and this pin.
XTAL1	Oscillator inverter input pin. External clock is input through XTAL1 pin.
XTAL2	Oscillator inverter output pin.
V _{CC}	Power supply pin during both normal operation and standby operations.
V _{SS}	GND pin.

REGISTERS

Diagram of Special Function Registers

REGISTER				BIT AD	DRESS				DIRECT
NAME	b7	b6	b5	b4	b3	b2	b1	bO	ADDRESS
IOCON	FF	FE	FD	FC	FB	FA	F9	F8	0F8H (248)
В	F7	F6	F5	F4	F3	F2	F1	F0	0F0H (240)
ACC	E7	E6	E5	E4	E3	E2	E1	E0	0E0H (224)
PSW	D7	D6	D5	D4	D3	D2	D1	D0	0D0H (208)
TH2									0CDH (205)
TL2									0CCH (204)
RCAP2H				1	1	l			0CBH (203)
RCAP2L									0CAH (202)
T2CON	CF	CE	CD	CC	СВ	CA	C9	CB	0C8H (200)
ΙP	BF	BE	BD	BC	BB	BA	В9	88	0B8H (184)
P3	B7	86	B5	B4	В3	B2	B1	80	0B0H (176)
ΙE	AF	AE	AD	AC	AB	AA	A9	A8	0A8H (168)
P2	A7	A6	A 5	A4	А3	A2	A1	A0	0A0H (160)
SBUF			Ī						99H (153)
SCON	9F	9E	9D	9C	9B	9A	99	98	98H (152)
P1	97	96	95	94	93	92	91	90	90H (144)
TH1									8DH (141)
TH0									8CH (140)
TL1									8BH (139)
TLO									8AH (138)
TMOD		T]				Ī		89H (137)
TCON	8F	8E	8D	8C	88	8A	89	88	88H (136)
PCON									87H (135)
DPH									83H (131)
DPL			<u> </u>						82H (130)
SP									81H (129)
P0	87	86	85	84	83	82	81	80	80H (128)

Special Function Registers

Timer mode register (TMOD)

NAME	ADDRESS	MSB							LSB	
NAME	ADDRESS	7	6	5	4	3	2	1	0	
TMOD	89H	GATE	C/T	M1	MO	GATE	C/T	M1	MO	
BIT LOCATION	FLAG		<u> </u>		FUNC	CTION				
TMOD.0	MO	M1	МО	Timer/co	unter 0 m	ode setting				
		0	0	8-bit time	er/counter	with 5-bit	prescalar.			
		0	1	16-bit tin	er/counte	er.				
		1	0	8-bit time	ding.					
TMOD.1	M1	1	1	and THO		parated intended intended in parated in parategor in parated in pa				
TMOD.2	C/₹	XTAL1•2 C/T = "0".	divided b	ount clock d by 12 clocks applied to t	is the inp	ut applied t	o timer/co			
TMOD.3	GATE	control th	ne start ar is "1", tim	", the TRO b nd stop of ti ner/counter t signal are	mer/coun O starts c	ter 0 counti ounting wh	ing. en both th	e TRO bit (of TCON	
TMOD.4	MO	M1	MO	Timer/co	unter 1 m	ode setting				
		0	0	8-bit time	er/counter	with 5-bit	prescalar.	· · · · · · · · · · ·		
		0	1	16-bit tir	ner/counte	er				
TNOD 5		1	0	8-bit tim	er/counter	with 8-bit	auto reloa	ding.		
TMOD.5	M1	1	1	Timer/co	unter 1 or	eration sto	pped.			
TMOD.6	с/ī	XTAL1•2 C/T = "0". The exter	1 Timer/counter 1 operation stopped. Timer/counter 1 count clock designation control bit. XTAL1*2 divided by 12 clocks is the input applied to timer/counter 1 when C/T = "0". The external clock applied to the T1 pin is the input applied to timer/counter 1 when C/T = "1".							
TMOD.7	GATE	when C/T = "1". When this bit is "0", the TR1 bit of TCON is used to control the start and stop of timer/counter 1 counting. If this bit is "1", timer/counter 1 starts counting when both the TR1 bit of TCON and INT1 pin input signal are "1", and stops counting when either is changed to "0".								

MSM80C154S/83C154S

Power control register (PCON)

NAME	ADDRESS	MSB							LSB			
		7	6	5	4	3	2	1	0			
PCON	87H	SMOD	HPD	RPD	_	GF1	GF0	PD	IDL			
BIT LOCATION	FLAG		FUNCTION									
PCON.0	IDL	IDLE mod and the s	IDLE mode is set when this bit is set to '1". CPU operations are stopped when IDLE mode is set, but XTAL1•2, timer/counters 0, 1 and 2, the interrupt circuits, and the serial port remain active. IDLE mode is cancelled when the CPU is reset or when an interrupt is generated.									
PCON.1	PĐ	stopped v	when PD n		. PD mod		erations an led when ti					
PCON.2	GF0	General p	urpose bit	l.								
PCON.3	GF1	General p	urpose bit	l.			· · · · · · · · · · · · · · · · · · ·					
PCON.4		Reserved	bit. The o	output data	is "1", if t	ne bit is re	ad.					
PCON.5	RPD	interrupt Power-do enabled t If the inte "1" (even of the po	signal. own mode by IE (inter errupt flag if interrup wer-down	cannot be rupt enabli is set to "1	cancelled e register) * by an int d), the pro ing instruc	by an inte when this errupt requ ogram is ex	rrupt signa	I if the inte				
PCON.6	НРО	If the level is change	el of the po ed from "1" m is put ir	ower failure " to "0" whe	e detect si en this bit i	gnal applie is "1", XTAI	en this bit d to the HF _1•2 oscilla PD mode is	Dt pin (pi ition is sto	n 3.5) opped and			
PCON.7	SMOD	When the timer/counter 1 carry signal is used as a clock in mode 1, 2 or 3 of the serial port, this bit has the following functions. The serial port operation clock is reduced by 1/2 when the bit is "0" for delayed processing. When the bit is "1", the serial port operation clock is normal for faster processing.							delayed			

Timer control register (TCON)

NAME	ADDRESS	MSB							LSB			
		7	6	5	4	3	2	1	0			
TCON	88H	TF1	TR1	TFO	TR0	IE1	IT1	1EO	ITO			
BIT LOCATION	FLAG		FUNCTION									
TCON.0	IT0	External interrupt 0 signal is used in level-detect mode when this bit is "0" and in trigger detect mode when "1".										
TCON.1	IE0	The bit is	reset auto	matically	rnal interru when an in y software	terrupt is			a cilia kaomini a mata dan			
TCON.2	IT1			signal is us when "1".	ised in leve	detect m	ode when	this bit is	'0", and in			
TCON.3	IE1	The bit is	reset auto	matically	rnal interru when an in y software	terrupt is :						
TCON.4	TR0				ol bit for ti			s counitng	when "0".			
TCON.5	TF0	The bit is	reset auto	omatically	r interrupt when an in rry signal i	terrupt is :		ner/counter	0.			
TCON.6	TR1				ol bit for ti			ops counti	ng when "0			
TCON.7	TF1	Interrupt request flag for timer interrupt 1. The bit is reset automatically when interrupt is serviced. The bit is set to "1" when carry signal is generated from timer/counter 1.							1.			

Serial port control register (SCON)

NAME	ADDRESS	MSB 7	6	5	4	3	2	1	LSB 0		
SCON	98H	SMO	SM1	SM2	REN	TB8	RB8	ΤI	RI		
BIT LOCATION	FLAG				FUNC	TION					
SCON.O	RI	This flag This flag by the ST In mode	"End of serial port reception" interrupt request flag. This flag must be reset by software during interrupt service routine. This flag is set after the eighth bit of data has been received when in mode 0, or by the STOP bit when in any other mode. In mode 2 or 3, however, RI is not set if the RB8 data is "0" with SM2 = "1". RI is set in mode 1 if STOP bit is received when SM2 = "1".								
SCON.1	TI	by software This flag	are during is set afte	interrupt s r the eighth	ervice rout	ine. I has been	flag. This sent when r mode.	-			
SCON.2	RB8	The STO	The ninth bit of data received in mode 2 or 3 is passed to RB8. The STOP bit is applied to RB8 if SM2 = "0" when in mode 1. RB8 can not be used in mode 0.								
SCON.3	TB8				nth data bi		mode 2 or 3	3.			
SCON.4	REN	No recep		ontrol bit. REN = "0". when REN	= "1",						
SCON.5	SM2	reception The "end	ı" signal is	not set in on" signal s	the RI flag.		l" in mode 2 e STOP bit				
SCON.6	SM1	SMO	SM1	MODE	1						
		0	o	0	8-bit shif	t register	/0				
		0	1	1	8-bit UAI	RT variable	baud rate				
SCON.7	SM0	1	0	2	9-bit UAI	RT 1/32 X	TAL1, 1/64	XTAL1 ba	ud rate		
		1	1	3	9-bit UAI	RT variable	e baud rate				

Interrupt enable register (IE)

NAME	ADDRESS	MSB	_	_					LSB	
IE.	0A8H	FA	6	5 ET2	ES	S ET1	2 EX1	ETO	EX0	
		EA		EIZ			EXI	210	EXU	
BIT LOCATION						CTION				
łE.O	EXO	Interrupt	disabled v	for extern when bit is then bit is "	'0 ' '.	t 0.				
IE.1	ET0	Interrupt	disabled v	t for timer i vhen bit is vhen bit is "	'O''.					
IE.2	EX1	Interrupt	disabled v	t for extern when bit is when bit is "	"O".	t 1.	,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,			
IE.3	ET1	Interrupt	Interrupt control bit for timer interrupt 1. Interrupt disabled when bit is "0". Interrupt enabled when bit is "1".							
IE.4	ES	Interrupt	disabled v	t for serial when bit is when bit is '	"O ".					
IE.5	ET2	Interrupt	disabled v	t for timer vhen bit is vhen bit is '	*O".					
IE.6	———···	Reserved	bit. The	output data	is "1" if th	e bit is rea	ad.			
IE.7	EA		terrupt co							
		All interrupts are disabled when bit is "0".								
		All interri	upts are co	ontrolled by	/ IE.O thru	IE.5 when	bit is "1".			

Interrupt priority register (IP)

NAME	ADDRESS	MSB 7	6	5	4	3	2	1	LSB 0			
IΡ	0B8H	PCT	<u> </u>	PT2	PS	PT1	PX1	PT0	PX0			
BIT LOCATION	FLAG		FUNCTION									
IP.0	PX0		nterrupt priority bit for external interrupt 0. riority is assigned when bit is "1".									
IP.1	PTO			t for timer when bit is								
IP.2	PX1			t for extern when bit is		it 1.						
IP.3	PT1			t for timer when bit is								
IP.4	PS			t for serial when bit is	•							
IP.5	PT2	1 '		t for timer when bit i	•							
IP.6	_	Reserved	bit. The	output data	is "1" if th	e bit is rea	ıd.					
IP.7	PCT	The prior processe	ity registe d when th	rcuit contro r contents is bit is "0". upts can o	are valid a When the	e bit is "1",	the priority	y interrupt	circuit is			

Program status word register (PSW)

NAME	ADDRESS	MSB							LSB
NAME	ADDRESS	7	6	5	4	3	2	1	0
PSW	0D0H	CY	AC	F0	RS1	RS0	ov	F1	Р
BIT LOCATION	FLAG				FUNC	TION			
PSW.0	Р	This bit is	ntor (ACC) 3"1" when an even nu	the "1" bit	icator. number in	the accum	iulator is a	n odd nun	nber, and
PSW.1	F1	User flag	User flag which may be set to "0" or "1" as desired by the user.						
PSW.2	ov	result of a of execut	an arithme ing multipl	tic operati lication ins	ne carry C6 on. The fla struction (N an or equal	ng is also s MUL AB) is	et to "1" if	the resulta	ant product
PSW.3	RS0	RAM register bank switch							
		RS1	RS0	BANK		R	AM ADDRI	ESS	
		0	0	0	00H - 07	H			
PSW.4	RS1	0	1	1	08H - 0F	Н			
	,	1	0	2	10H - 17	Н		,	
		1	1	3	18H - 1F	Н			
PSW.5	F0	User flag	which ma	y be set to	"0" or "1" a	s desired	by the use	r.	
PSW.6	AC	This flag executing	an arithm	etic opera	r C ₃ is gene Ition instru- reset to "0".	ction.	n bit 3 of ti	he ALU as	a result of
PSW.7	CY	executing	is set to "1 g an arithm	etic opera	/ C ₇ is gene ation instru the flag is	ction.		he ALU as	result of

I/O control register (IOCON)


NAME	ADDRESS	MSB 7	6	5	4	3	2	1	LSB 0		
IOCON	0F8H	_	T32	SERR	IZC	P3HZ	P2HZ	P1HZ	ALF		
BIT LOCATION	FLAG		FUNCTION								
IOCON.0	ALF	outputs f	rom ports	mode (PD 0, 1, 2, and , ports 0, 1,	3 are sw	ritched to fi	oating stat		the		
IOCON.1	P1HZ	Port 1 be	comes a h	nigh impeda	ince input	port when	this bit is	"1".			
IOCON.2	P2HZ	Port 2 be	comes a t	nigh impeda	ince input	port when	this bit is	"1".			
IOCON.3	P3HZ	Port 3 be	Port 3 becomes a high impedance input port when this bit is "1".								
IOCON.4	IZC			resistor for the 100 kΩ			switched o	ff when thi	s bit		
IOCON.5	SERR	This flag	Serial port reception error flag. This flag is set to "1" if an overrun or framing error is generated when data is received at a serial port. The flag is reset by software.								
IOCON.6	T32	when this	Timer/counters 0 and 1 are connected serially to from a 32-bit timer/counter when this bit is set to "1". TF1 of TCON is set if a carry is generated in the 32-bit timer/counter.								
IOCON.7	_	Leave thi	Leave this bit at "0".								

Timer 2 control register (T2CON)

NAME	ADDRESS	MSB			_		_		LSB	
T2CON	0C8H	7 TF2	6 EXF2	5 RCLK	4 TCLK	S EXEN2	2 TR2	C/T2	CP/RL2	
BIT LOCATION	FLAG	112	EXFZ	HULK	L	CTION	182)	GP/RL2	
T2CON.0	CP/RL2	Capturo	nodo io on	t when TO		(= "0" and (P/DI 2			
120014.0	OF/REZ	16-bit au	to reload r		when TCI	LK + RCLK			O ".	
T2CON.1	C/T2	The inter	Timer/counter 2 count clock designation control bit. The internal clocks (XTAL1•2 ÷ 12, XTAL1•2 ÷ 2) are used when this bit is "0", and the external clock applied to the T2 pin is passed to timer/counter 2 when the bit is "1".							
T2C0N.2	TR2		unter 2 co			control bit vhen this bi		d stops co	unting	
T2CON.3	EXEN2		T2EX timer/counter 2 external control signal control bit. Input of the T2EX signal is disabled when this bit is "0", and enabled when "1".							
T2CON.4	TCLK	Timer/co and the t Note, how	unter 2 is imer/coun wever, tha	ter 2 carry	o baud rat signal bed	ontrol bit. e generator comes the s only use th	erial port	transmit c	lock.	
T2CON.5	RCLK	Timer/co and the t Note, ho	unter 2 is imer/coun wever, tha	ter 2 carry t the serial	o baud rat signal bed	ntrol bit. e generator comes the s only use th	erial port	transmit c	lock.	
T2CON.6	EXF2	Timer/co This bit is is change This flag	in serial port modes 1 and 3. Timer/counter 2 external flag. This bit is set to "1" when the T2EX timer/counter 2 external control signal level is changed from "1" to "0" while EXEN2 = "1". This flag serves as the timer interrupt 2 request signal. If an interrupt is generated, EXF2 must be reset to "0" by software.							
T2CON.7	TF2	Timer/counter 2 carry flag. This bit is set to "1" by a carry signal when timer/counter 2 is in 16-bit auto reload mode or in capture mode. This flag serves as the timer interrupt 2 request signal. If an interrupt is generated, TF2 must be reset to "0" by software.								

MEMORY MAPS

Program Area



Timer interrupt 2 start	43	002BH
And the second s		
S I/O interrupt start	35	0023H
Timer interrupt 1 start	27	001BH
External interrupt 1 start	19	0013H
Timer interrupt 0 start	11	000ВН
	_	
	+_	000011
External interrupt 0 start	3	0003Н
	2	0002H
	1	0001H
CPU reset start	0	0000Н

Internal Data Memory and Special Function Register Layout Diagram




Diagram of Internal Data Memory (RAM)

OFFH									255		
80Н				JSER DA	TA RAN	1			128		
7FH			L	ISER DA	TA RAM	1			127		
30H									48)	
2FH	7F	7E	7D	7C	7 B	7A	79	78	47		
2EH	77	76	75	74	73	72	71	70	46		
2DH	6F	6E	6D	6C	6B	6A	69	68	45		
2CH	67	66	65	.64	63	62	61	60	44		
2BH	5F	5E	5D	5C	5B	5A	59	58	43		
2AH	57	56	55	54	53	52	51	50	42	NG	SING
29H	4F	4E	4D	4C	4B	4A	49	48	41	BIT ADDRESSING	DATA ADDRESSING
28H	47	46	45	44	43	42	41	40	40	ADD	A ADI
27H	3F	3E	3D	3C	38	ЗА	39	38	39	E E	DAT
26H	37	36	35	34	33	32	31	30	38		
25H	2F	2E	20	2C	2B	2A	29	28	37		
24H	27	26	25	24	23	22	21	20	36		
23H	1F	1E	1D	1C	18	1A	19	18	35		
22H	17	16	15	14	13	12	11	10	34		
21H	0F	0E	0D	00	ОВ	AO	09	08	33		
20H	07	06	05	04	03	02	01	00	32	}	
1FH			-	Par	nk 2				31	NG.	
18H	Bank 3							24	ESSI		
17H									23	400A	
10H	Bank 2					16	REGISTERS 0-7 DIRIECT ADDRESSING				
0FH								15			
08Н	Bank 1						8	S 0-7	[]		
07H									7	STER]]
	Bank 0								REGIL		
00H							<u> </u>		0		<u> </u>

REGISTER 0, 1, INDIRECT ADDRESSING


ABSOLUTE MAXIMUM RATINGS

Parameter	Symbol	Condition	Rating	Unit
Supply voltage	V _{CC}	Ta=25°C	–0.5 to 7	٧
Input voltage	Vı	Ta=25°C	-0.5 to V _{CC} +0.5	V
Storage temperature	T _{STG}		-55 to +150	°C

RECOMMENDED OPERATING CONDITIONS

Parameter	Symbol	Condition	Range	Unit
Power supply voltage	Vcc	See below	2.0 to 6.0	V
Memory retension voltage	Vcc	f _{OSC} =0 Hz (Oscillation stop)	2.0 to 6.0	V
Oxcillation frequency	fosc	See below	1 to 24	MHz
External clock operating frequency	†EXTCLK	See below	0 to 24	MHz
Ambient temperature	Ta	_	-40 to +85	°C

^{*1} Depends on the specifications for the oscillator or ceramic resonater.



ELECTRICAL CHARACTERISTICS

DC Characteristics 1

$(V_{CC}=4.0 \text{ to } 6.0 \text{ V}, V_{SS}=0 \text{ V}, Ta=-40 \text{ to } +85^{\circ}\text{C})$	(V _{CC} =4.0 to €	5.0 V, V _{SS} =0	V, Ta=-40 to	+85°C)
--	----------------------------	---------------------------	--------------	--------

Paramete <i>r</i>	Symbol	Condition	Min.	Тур.	Max.	Unit	Meas- uring circuit									
Input Low Voltage	V _{IL}	_	-0.5		0.2 V _{CC} -0.1	ν	7.1									
Input High Voltage	VIH	Except XTAL1, EA, and RESET	0.2 V _{CC} +0.9	_	V _{CC} +0.5	v										
Input High Voltage	V _{IH1}	XTAL1, RESET and EA	0.7 V _{CC}	<u> </u>	V _{CC} +0.5	٧										
Output Low Voltage (PORT 1, 2, 3)	Vol	I _{OL} =1.6 mA	_	_	0.45	٧										
Output Low Voltage (PORT 0, ALE, PSEN)	V _{OL1}	I _{OL} =3.2 mA		_	0.45	ν										
Output High Voltage		I _{OH} =-60 μA V _{CC} =5 V±10%	2.4			٧	1									
(PORT 1, 2, 3)	VoH	t _{OH} =-30 μA	0.75 V _{CC}			٧	ļ									
		I _{OH} =-10 μA	0.9 V _{CC}	<u> </u>		٧	1									
Output High Voltage		I _{OH} =-400 μA V _{CC} =5 V±10%	2.4	_		v										
(PORT 0, ALE, PSEN)	V _{OH1}	I _{OH} =-150 μA	0.75 V _{CC}	_	_	٧	1									
											l _{OH} =-40 μA	0.9 V _{CC}	_		٧	
Logical 0 Input Current/ Logical 1 Output Current/ (PORT 1, 2, 3)	I _{IL} / I _{OH}	V _I =0.45 V V _O =0.45 V	-5	_	-80	μА	2									
Logical 1 to 0 Transition Output Current (PORT 1, 2, 3)	I _{TL}	V _I =2.0 V	_	_	-500	μΑ	. 2									
Input Leakage Current (PORT 0 floating, EA)	lu	V _{SS} < V _I < V _{CC}			±10	μА	3									
RESET Pull-down Resistance	Rest		20	40	125	kΩ	2									
Pin Capacitance	C _{IO}	Ta=25°C, f=1 MHz (except XTAL1)	_		10	рF	_									
Power Down Current	IPD	_	_	1	50	μА	4									

Maximum power supply current normal operation I_{CC} (mA)

Vcc	4 V	5 V	6 V
Freq			
1 MHz	2.2	3.1	4.1
3 MHz	3.9	5.2	7.0
12 MHz	12.0	16.0	20.0
16 MHz	16.0	20.0	25.0
20 MHz	19.0	25.0	30.0

Vcc	4.5 V	5 V	6 V
Freq	1		
24 MHz	25.0	29.0	35.0

Maximum power supply current idle mode I_{CC} (mA)

Vcc	4 V	5 V	6 V
Freq			
1 MHz	0.8	1.2	1.6
3 MHz	1.2	1.7	2.3
12 MHz	3.1	4.4	5.9
16 MHz	3.8	5.5	7.3
20 MHz	4.5	6.4	8.6

Vcc	4.5 V	5 V	6 V
Freq			
24 MHz	6.4	7.4	9.8

DC Characteristics 2

 $(V_{co=2}, 2) \text{ to } 4,0,0,0,0$ $V_{co=0}, V_{co=0}, V_{co=0},$

Parameter	Symbol	Condition	Min.	Тур.	Max.	Unit	Meas uring circui
Input Low Voltage	VIL		-0.5		0.25 V _{CC} -0.1	٧	
Input High Voltage	V _{IH}	Except XTAL1, EA, and RESET	0.25 V _{CC} +0.9	_	V _{CC} +0.5	٧	
Input High Voltage	V _{IH1}	XTAL1, RESET, and EA	0.6 V _{CC} +0.6		V _{CC} +0.5	٧	1
Output Low Voltage (PORT 1, 2, 3)	V _{OL}	l _{0L} =10 μA		_	0.1	V	
Output Low Voltage (PORT 0, ALE, PSEN)	V _{OL1}	l _{OL} =20 μA	_	_	0.1	v	
Dutput High Voltage Dutput High Voltage	V _{OH}	I _{OH} =-5 μA	0.75 V _{CC}			V	•
(PORT 1, 2, 3) (PORT 0, ALE, PSEN)	V _{OH1}	I _{OH} =-20 μA	0.75 V _{CC}	-	_	V	
Logical O Input Current/ Logical 1 Output Current/ (PORT 1, 2, 3)	IIL / IOH	V _I =0.1 V V ₀ =0.1 V	-5	_	-40	μА	2
Logical 1 to 0 Transition Output Current (PORT 1, 2, 3)	IŢĹ	V _I =1.9 V	_	_	-300	μА	
Input Leakage Current (PORT 0 floating, EA)	lu	V _{SS} < V _I < V _{CC}		_	±10	μА	3
RESET Pull-down Resistance	R _{RST}	_	20	40	125	kΩ	2
Pin Capacitance	C _{IO}	Ta=25°C, f=1 MHz (except XTAL1)	_	_	10	рF	_
Power Down Current	len			1	10	μА	4


Maximum power supply current normal operation I_{CC} (mA)

Vcc	2.2 V	3.0 V	4.0 V
Freq			
1 MHz	0.9	1.4	2.2
3 MHz	1.8	2.4	4.3
12 MHz	_	8.0	12.0
16 MHz	_		16.0

Maximum power supply current idle mode I_{CC} (mA)

Vcc	2.2 V	3.0 V	4.0 V	
Freq				
1 MHz	0.3	0.5	0.8	
3 MHz	0.5	0.8	1.2	
12 MHz	_	2.0	3.1	
16 MHz	<u> </u>		3.8	

Measuring circuits



- *1: Repeated for specified input pins.
 *2: Repeated for specified output pins.
 *3: Input logic for specified status.

AC Characteristics


(1) External program memory access AC characteristics

 $\left(\begin{array}{c} V_{CC}\text{=-}2.2 \text{ to 6.0V, V}_{SS}\text{=-}0V, Ta\text{=-}40^{\circ}\text{C to +85^{\circ}\text{C}} \\ \text{PORT 0, ALE, and } \overline{\text{PSEN}} \text{ connected with 100pF load, other connected with 80pF load} \right)$

Parameter	Symble	Variable clock from ^{*1} 1 to 24 MHz		Unit
		Min.	Max.	
XTAL1, XTAL 2 Oscillation Cycle	tcucu	41.7	1000	ns
ALE Signal Width	tunce	2t _{CLCL} -40	_	ns
Address Setup Time (to ALE Falling Edge)	t _{AVLL}	1t _{CLCL} -15	_	ns
Address Hold Time (from ALE Falling Edge)	t _{LLAX}	1t _{CLCL} -35		ns
Instruction Data Read Time (from ALE Falling Edge)	tլլթլ	_	4t _{CLCL} -100	ns
From ALE Falling Edge to PSEN Falling Edge	tLLPL	1t _{CLCL} -30		ns
PSEN Signal Width	tpLPH	3t _{CLCL} -35		ns
Instruction Data Read Time (from PSEN Falling Edge)	tpLIV		3t _{CLCL} -45	ns
Instruction Data Hold Time (from PSEN Rising Edge)	t _{PXIX}	0		ns
Bus Floating Time after Instruction Data Read (from PSEN Rising Edge)	t _{PXIZ}		1t _{CLCL} -20	ns
Instruction Data Read Time (from Address Output)	taviv		5t _{CLCL} -105	ns
Bus Floating Time(PSEN Rising Edge from Address float)	tazpl	0	_	ns
Address Output Time from PSEN Rising Edge	t _{PXAV}	1t _{CLCL} -20		ns

^{*1} The variable check is from 0 to 24 MHz when the external check is used.

(2) External program memory read cycle




(3) External data memory access AC characteristics


 $\left(\begin{array}{c} V_{CC} = 2.2 \text{ to 6.0V, V}_{SS} = 0\text{V, Ta} = -40^{\circ}\text{C to +85}^{\circ}\text{C} \\ \text{PORT 0, ALE, and } \overline{\text{PSEN}} \text{ connected with 100pF load, other connected with 80pF load} \end{array} \right)$

Parameter		Variable clo	Unit	
	Symble	1 to 24 MHz		
		Min.	Max.	
XTAL1, XTAL2 Oscillator Cycle	tclcl	41.7	1000	ns
ALE Signal Width	t _{LHLL}	2t _{CLCL} -40		กร
Address Setup Time (to ALE Falling Edge)	t _{AVLL}	1t _{CLCL} -15	_	пѕ
Address Hold Time (from ALE Falling Edge)	tLLAX	1t _{CLCL} -35	-	ns
RD Signal Width	t _{RLRL}	6t _{CLCL} -100		пѕ
WR Signal Width	twLwH	6t _{CLCL} -100	-	пѕ
RAM Data Read Time (from RD Signal Falling Edge)	t _{RLDV}	_	5t _{CLCL} -105	ns
RAM Data Read Hold Time (from RD Signal Rising Edge)	t _{RHDX}	0		ns
Data Bus Floating Time (from RD Signal Rising Edge)	t _{RHDZ}	_	2t _{CLCL} -70	пѕ
RAM Data Read Time (from ALE Signal Falling Edge)	t _{LLDV}	_	8t _{CLCL} -100	ns
RAM Data Read Time (from Address Output)	t _{AVDV}	_	9t _{GLGL} -105	ns
RD/WR Output Time from ALE Falling Edge	tLLWL	3t _{CLCL} -40 *2 3t _{CLCL} -100	3t _{CLCL} +40	ns
RD/WR Output Time from Address Output	tavwi	4t _{CLCL} -70		ns
WR Output Time from Data Output	tavwx	1t _{CLCL} -40		ns
Time from Data to WR Rising Edge	tavwh	7t _{CLCL} -105		ns
Data Hold Time (from WR Rising Edge)	t _{WHQX}	2t _{CLCL} -50	_	ns
Time from to Address Float RD Output	t _{RLAZ}	0		ns
Time from RD/WR Rising Edge to ALE Rising Edge	twHLH	1t _{CLCL} -30	1t _{CLCL} +40 2 1t _{CLCL} +100	ns

(4) External data memory read cycle




(5) External data memory write cycle



(6) Serial port (I/O Extension Mode) AC characteristics

 $(V_{CC}=2.2 \text{ to } 6.0V, V_{SS}=0V, Ta=-40^{\circ}C \text{ to } +85^{\circ}C)$

	(VCC=2.2 to 0.0V, VSS=0V, Ta==40 0 to				
Parameter	Symbol	Min.	Max.	Unit	
Serial Port Clock Cycle Time	txLxL	12t _{CLCL}		пѕ	
Output Data Setup to Clock Rising Edge	tovxH	10tcLcL-133	_	пѕ	
Output Data Hold After Clock Rising Edge	t _{XHQX}	2t _{CLCL} -75	_	ns	
Input Data Hold After Clock Rising Edge	t _{XHDX}	0	_	ns	
Clock Rising Edge to Input Data Valid	txHDV		10tcLcL-133	ns	



290