OKI semiconductor

MSM5842

CMOS 4-BIT SINGLE CHIP MICROCONTROLLER

GENERAL DESCRIPTION


The OKI MSM5842 microcontroller is a low-power, high-performance single chip device implemented in complementary metal oxide semiconductor technology. Integrated with this one chip are 6K bits of mask program ROM, 128 bits of data RAM, 21 Input/Output lines, an 8-bit binary timer/counter, and oscillator. Program memory is byte wide and data paths are organized in 4 bit nibbles. RAM and I/O lines are bit addressable. 52 instructions include binary, BCD, operations; bit set, reset, test; 8-bit I/O; relative jumps; multifunctional instructions (increment, modify, skip); 8-bit wide table output; subroutine call and return. 94% of instructions are single byte, single cycle operations. Available in plastic (RS) package.

FEATURES

- Low Power Consumption 7mW Typical
- 100% Static Logic 100μW Standby
- 768 × 8 Internal ROM
- 32 × 4 Internal RAM
- 21 I/O Lines Incl. 8 Bit Data Bus
- 8 Bit Binary Timer/Counter
- Self-contained Oscillator

- 52 Instructions
- 1 Stack Level
- −20° to +70°C Operating Temperature
- 3V to 6V Operating VDD
- Battery Powered or Battery Backup
- TTL Compatible (with pullups)
- 7.6µs Cycle Time @4.2MHz

FUNCTIONAL BLOCK DIAGRAM



PIN CONFIGURATION (Top View)

| 28 PIN PLASTI | C DIP (RS) | 32 Pin Flat | Package |
|---|---|--|--|
| PHo 1 SYNC 2 OSC 3 OSC 4 RESET 5 PAo 6 PA 7 PA2 8 PA2 9 PB0 10 PB 11 PB2 12 PB3 13 GND 14 | 28 VDD 27 PEs 26 PEz 25 PEs 24 PEs 23 PDs 22 PDz 21 PDs 19 PKs 18 PKz 17 PKs 16 PKs | PA2 1 PA3 2 PB0 3 PB1 4 PB2 5 PB3 6 NC 7 GND 8 CIN 9 PK0 10 PK1 11 PK2 12 PK3 13 NC 14 PD0 15 PD1 16 | 32 PA1 31 PA0 30 RESET 29 OSC0 28 OSC1 27 SYNC 26 PH0 25 NC 24 YDD 23 NC 22 PE3 21 PE2 20 PE1 19 PE0 18 PD3 17 PD2 |

PIN DESCRIPTION

| Designation | Pin No. | Function |
|------------------|----------|---|
| GND | 14 | Circuit GND potential |
| V _{DD} | 28 | Main power source (+5V) |
| OSC ₀ | 4 | Crystal OSC input, external clock input |
| OSC ₁ | 3 | Crystal OSC input, external clock output (not TTL compatible) |
| PA, PB | 6 to 13 | Quasi-bidirectional ports for 4 bit parallel I/O. Used as a pair for 8 bit I/O. |
| PD, PE | 20 to 27 | Output ports for 4 bit parallel output and bit set/reset. Specified by internal port pointer. Bit position specified by set/reset instruction. |
| PK | 16 to 19 | 4 bit parallel or bit test input port (unlatched) |
| PH | 1 | 1 bit input port with latched memory (negative level sensitive) |
| RESET | 5 | RESET must be low for more than one machine cycle and has priority over every other signal. (see MSM5842 user's manual for initialization sequence) |
| CIN | 15 | Negative edge sensitive external input for timer/counter. |
| SYNC | 2 | General purpose synchronizing signal output at the beginning of each machine cycle. |

FUNCTIONAL DESCRIPTION

Program ROM

The MSM5842 will address up to 768 bytes of program ROM. All instructions are byte wide. Only three of the 52 instructions require two bytes of program code. The instructions are routed to a programmed logic array which generates the necessary internal control signals.

Data RAM

Data is organized in 4 bit nibbles. Internal data RAM consists of 32 nibbles and one nibble which is a dedicated general purpose register, W, accessible directly under program control. DATA RAM must be addressed indirectly through the DP (data pointer) register, a five bit pointer (directly accessible by numerous instructions) consisting of a 4 bit DPL register and a 1 bit DPH register. Any nibble of internal data RAM can be accessed through the DP registers. Some instructions, automatically change the contents of the DP register allowing efficient array processing.

Input/Output Ports

PA, PB - These two ports are pseudobidirectional ports which can be used as simple I/O lines or used as either a 4 bit or 8 bit parallel bus.

PD, PE - These two output ports are addressed indirectly through the ONE BIT port pointer whose contents are changed through certain instructions. These ports are bit (set/ reset) addressable.

PK is an input port without a Latch circuit, ad-

dressable as a nibble input.

PH is a one bit input port with a Latch circuit, which can be tested and reset under program control.

Timer/Counter

The timer/counter is an 8-bit counter whose input is an external signal (CIN). The TM flag is set when the timer/counter generates a carry.

Stack

The stack is a single register for storing return-from-subroutine address information. It is ten bits wide.

Program Counter (PC)

The program counter is ten bits wide.

Accumulator

The accumulator register is the data path focal point of the CPU. Approximately one-half of the instructions involve the accumulator. Its contents are the source and destination for many ALU operations and port operations. CASE statements (computed GOTOs) are possible by using the Jump with Accumulator (JA) instruc-

Flags

The MSM5842 is endowed with the following

set of flags. Z - zero flag

: Indicates that the result of the previous operation

was zero

C - carry

: Indicates a carry from the

previous operation TM - timer flag : Indicates an overflow of

Ho - Ho memory

the timer/counter register : Indicates that an input

has been detected on the

H₀ input

INSTRUCTION SET

| _ | /nemonic | Description | | ı | nstr | | Buto | Cuele | | | | |
|--------------|----------|--|---|---|------|---|------|-------|----|----|------|-------|
| IV. | MIEMONIC | Description | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | Byte | Cycle |
| | CLA | Clear Accumulator | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 1 | 1 |
| | CCL | Clear DPL | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 1 | 1 |
| | CLH | Clear DP _H | 0 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 1 | 1 |
| Clear | LAI | Load Accumulator with Immediate | | 0 | 0 | 1 | lз | 12 | Тı | lo | 1 | 1 |
| ŏ | LLI | Load DP _L with Immediate | | 0 | 1 | 0 | lз | 12 | Ιı | lo | 1 | 1 |
| Store, Read, | LHI | Load DP _H with Immediate | | 1 | 1 | 0 | 0 | 0 | 0 | lo | 1 | 1 |
| æ | L | Load Accumulator with Memory | | 0 | 0 | 1 | 0 | 1 | 0 | 0 | 1 | 1 |
| o e | LAL | Load Accumulator with DPL | | 1 | 0 | 1 | 0 | 1 | 0 | 1 | 1 | 1 |
| Ś | LLA | Load DP _L with Accumulator | | 1 | 0 | 1 | 0 | 1 | 0 | 0 | 1 | 1 |
| Load, | LAW | Load Accumulator with W Register | 1 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 1 | 1 |
| 2 | SI | Store Accumulator to Memory then Increment DPL | 1 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 1 | 1 |
| | LWA | Load W Register with Accumulator | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 |
| | LPA | Load Port Pointer with Accumulator | | 1 | 0 | 1 | 1 | 0 | 0 | 0 | 1 | 1 |
| | LTI | Load Timer with All Zeros | 0 | 1 | 1 | 0 | 1 | 0 | 0 | 0 | 1 | 1 |

INSTRUCTION SET (CONT.)

| | Inemonic | Donoristion | Instruction Code | | | | Dida | Cycle | | | | |
|-----------------------------|----------|---|------------------|---------|---------|--------------|---------|---------|---------------------|----------|------|-------|
| IV | memoric | Description | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | Byte | Cycle |
| Exchange | x | Exchange Accumulator with Memory | 1 | 0 | 0 | 1 | 1 | 0 | 0 | 0 | 1 | 1 |
| i i | INA | Increment Accumulator | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 1 |
| Ĕ | INL | crement DPL Skip if Zero | | 1 | 0 | 1 | 0 | 1 | 1 | 1 | 1 | 1 |
| ecr | INM | Increment Memory | 0 | 1 | 0 | 1 | 1 | 1 | 0 | 1 | 1 | 1 |
| 8 | INW | Increment W Register | 1 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 1 | 1 |
| e | DCA | Decrement Accumulator - Skip if Not All Ones | 0 | 0 | 0 | 0 | 1 | 1 | 1 | 1 | 1 | 1 |
| ē | DCL | Decrement DPL Skip if All Ones | 0 | 1 | 0 | 1 | 0 | 1 | 1 | 0 | 1 | 1 |
| 힏 | DCM | Decrement Memory | 0 | _1_ | 0 | 1 | 1 | 1 | 0 | 0 | 1 | 1 |
| g | CAO | Complement Accumulator of One | 0 | 1 | 0 | 1 | 0 | 0 | 0 | 0 | 1 | 1 |
| Logical Increment/Decrement | RAL | Rotate Accumulator Left through Carry | 0 | 1 | 0 | 0 | 0 | 1 | 1 | 1 | 1 | 1 |
| \neg | AC | Add Memory to Accumulator with Carry | 0 | 1 | 0 | 0 | 1 | 1 | 0 | 0 | 1 | 1 |
| ţ; | AS | Add Memory to Accumulator, Skip if Carry | 0 | 1 | 0 | 0 | 1 | 1 | 1 | 0 | 1 | 1 |
| Ĕ | AIS | Add Immediate to Accumulator, Skip if Carry | 0 | 0 | 0 | 0 | lз | 12 | h | lo | 1 | 1 |
| Arithmetic | DAS | Decimal adjust Accumulator in Subtraction | 0 | 1 | 0 | 1 | 1 | 0 | 1 | 0 | 1 | 1 |
| 1 | СМ | Compare Accumulator with Memory, Skip if Equal | 0 | 1 | 0 | 1 | 1 | 1 | 1 | 0 | 1 | 1 |
| | SMB | Set Memory Bit | 1 | 0 | 1 | 1 | 1 | 0 | lı. | lo | 1 | 1 |
| = | RMB | Reset Memory Bit | 1 | 0 | 1 | 1 | 1 | 1 | h | lo | 1 | 1 |
| ĕ | TAB | Test Accumulator Bit | 1 | 0 | 1 | 0 | 0 | 0 | Тı | lo | 1 | 1 |
| e e | TMB | Test Memory Bit | 1 | 0 | 1 | 0 | 0 | 1 | Ιı | lo | 1 | 1 |
| ě | THB | Test H Port Bit | 1 | 0 | 1 | 0 | 1 | 1 | 0 | lo | 1 | 1 |
| Set/Reset/Test | TTM | Test Timer flag | 1 | 0 | 1 | 0 | 1 | 1 | 1 | 0 | 1 | 1 |
| Bit | TC | Test Carry flag | 0 | 1 | 0 | 0 | 0 | 0 | 1 | 0 | 1 | 1 |
| ۳ | SC | Set Carry flag | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 |
| | RC | Reset Carry flag | 0 | _1 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 1 |
| Branch/Subroutine | J | Jump | 17 | 0 I6 | 1 s | 1 4 | 0 I3 | 0 I2 | 19 11 | la Io | 2 | 2 |
| 읦 | JC | Jump in Current Page | 1 | 1 | ls | 14 | lз | 12 | Ьı | lo | 1 | 1 |
| 8 | JA | Jump with Accumulator | 0 | 1 | 0 | 0 | 0 | 0 | 1 | 1 | 1 | 1 |
| ਤੇ | CAL | Call Subroutine | 0 | 0 | 1 | 1 | 1 | 0 | le I | 8 | 2 | 2 |
| Bran | RT | Return from Subroutine | I7 0 | l6 1 | ls O | 4 1 | 13 1 | l₂ | Ι ₁ Ο | lo 1 | 1 | 2 |
| | OTD | Output Table Data | 0 | 1 | 1 | 1 | 0 | 0 | 0 | 1 | 1 | 2 |
| | OA | Output Accumulator to Port A | 0 | 1 | 1 | 1 | 0 | 0 | 1 | 0 | 1 | 1 |
| + | ОВ | Output Accumulator to Port B | 0 | 1 | 1 | 1 | 0 | 0 | 1 | 1 | 1 | 1 |
| nput/Output | OP | Output Accumulator to Port P designated Port Pointer | 0 | 1 | 1 | 1 | 0 | 1 | 0 | 0 | 1 | 1 |
| 4 | ОРМ | Output Memory to Port P designated Port Pointer | 0 | 1 | 1 | 1 | 0 | 1 | 1 | 0 | 1 | 1 |
| 립 | IA | Input Port A in Accumulator | 0 | 1 | 1 | 1 | 1 | 0 | 1 | 0 | 1 | 1 |
| - | IB | Input Port B in Accumulator | 0 | 1 | 1 | 1 | 1 | 0 | 1 | 1 | 1 | 1 |
| | IK | Input Port K in Accumulator | 0 | 1 | 1 | 1 | 1 | 1 | 0 | 0 | 1 | 1 |
| Control | NOP | No Operation | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 |

ABSOLUTE MAXIMUM RATINGS

| Parameter | Symbol | Conditions | Limits | Unit |
|---------------------|------------------|------------|-------------|------|
| Supply Voltage | V _{DD} | Ta = 25°C | -0.3 to 7 | ٧ |
| Input Voltage | V _I | Ta = 25°C | -0.3 to VDD | ٧ |
| Storage Temperature | T _{stg} | | -55 to +150 | °C |

Note: Stresses above those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or at any other condition above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

OPERATING CONDITIONS

| Parameter | Symbol | Conditions | Limits | Unit |
|-----------------------|----------|------------|------------|------|
| Supply Voltage | V | 1MHz | 3 to 6 | ٧ |
| Supply Voltage | v_{DD} | 4.2MHz | 4.5 to 5.5 | ٧ |
| Operating Temperature | Тор | | -40 to 85 | °C |
| Fan Out | | MOS Load | 40 | |
| ranout | | TTL Load | 1 | |

D.C. CHARACTERISTICS

 $(V_{DD} = 5V \pm 10\%, Ta = -40^{\circ} to +85^{\circ}C)$

| Parameter | Symbol | Conditions | Min. | Тур. | Max. | Unit | |
|------------------------------------|------------------|--|-------|------|------|------|--|
| High Input Voltage | VIH | _ | 3.6 | | | ٧ | |
| Low Input Voltage | VIL | _ | | | 0.8 | V | |
| High Output Voltage (1) | VOH | $I_O = -40\mu A$ | 4.2 | | | V | |
| Low Output Voltage | V _{OL} | I _O = 1.6mA | | | 0.45 | ٧ | |
| OSCo Input Leak Current | ijн | V. – V. – · · · · | | | 25 | | |
| OSC input Leak Current | 1 ₁ L | $A^{I} = A^{DD/OA}$ | | | -25 | μΑ | |
| RESET Leak Current | liн | V. = V== | | | 1 | | |
| neger Leak Current | կլ | $V_1 = V_{DD/OV}$ | | | -20 | μΑ | |
| Input Leak Current ⁽²⁾ | IH | V:-V==: | | | 1 | μΑ | |
| mput Leak Current.—/ | 11_ | $V_I = V_{DD/OV}$ | | | -1 |] "^ | |
| PA, PB High Output Current | ЮН | V _{OH} = 0.4V | | | -1 | mA | |
| High Output Current ⁽¹⁾ | ІОН | V _{OH} = 2.5V | -0.25 | | | mA | |
| Low Output Current | loL | V _{OL} = 0.45V | 1.6 | | | mA | |
| Input Capacitance | Cl | f = 1 MHz Ta = 25°C | | 5 | | pF | |
| Output Capacitance | co | f = 1 MHz Ta = 25°C | | 7 | | pF | |
| | IDD | $V_I = V_{DD/OV}$ | | 20 | 200 | μΑ | |
| Current Consumption (3) | lDD | V _I = V _{DD/0} V f=4.2MHz | | 1.5 | 4 | mA | |

Notes: (1) Except PA, PB (see graphs) (2) Except OSC₀, RESET

(3) Typical Value of V_{DD} is 5V

A.C. CHARACTERISTICS

 $(V_{DD} = 5V \pm 10\%, Ta = -40^{\circ} to +85^{\circ}C)$


| Parameter | Symbol | Conditions | Min. | Тур. | Max. | Unit |
|-----------------------------------|------------------|------------------------------|------|------|---------------------------|------|
| Cycle Time | tCY | O _{SC} = 4MHz | 7.6 | | | μS |
| Sync Pulse Width | tsw | | 0.95 | | | μS |
| Port Input Invalid Time | t _{DIV} | | | | 1/2 t _{CY} + 0.5 | μS |
| Port Input Valid Time | t _{DV} | | 2 | | | μS |
| Sync † to New Data Valid | tDDS | PD, PE C _L = 50pF | | | 13/16 tcy + 0.5 | μS |
| PH ₀ Input Pulse Width | tHW | (1) | 250 | | | nS |
| CIN Input Pulse Width | tcw | | 250 | | | nS |

Notes: (1) The processor logic may ignore the following event:

A PH₀ low level occurring only during T_{INH} of a THB instruction.


(2) All 'ONES' must be output before reading port A or B.

TIMING CHARTS




TYPICAL PERFORMANCE CURVES


Supply Current vs Supply Voltage




Supply Current vs Oscillator Frequency




Oscillator Frequency vs Supply Voltage




Oscillator Frequency vs Temperature




Low Current Out vs Voltage



High Current Out vs Voltage



Fall Time vs Load



Rise Time vs Load

