

MSM5054

CMOS 4 BIT SINGLE CHIP VERY LOW POWER MICROCONTROLLER WITH LCD DRIVER

GENERAL DESCRIPTION


The OKI MSM5054 is a low-power, high-performance single-chip microcontroller employing complementary metal oxide semiconductor technology. Integrated onto a single chip are 4-bit of ALU, 14K bits of mask programmable ROM, 248 bits of data RAM, crystal oscillator, voltage doubler, timer, LCD driver, input port and output port.

The MSM5054 is widely used in electronic products requiring low power operation, for example, Clocks, Timers and Games.

FEATURES


- Low Power Consumption 3 μ A Typical
- 1024 \times 14 Internal ROM
- 62 \times 4 Internal RAM
- 6 Input Port
- 4 Output Port
- 4 \times 4 Key Matrix Input (S₁~S₄, M₁~M₄)
- 44 LCD Driver
(1/2 Duty, 1/2 Bias, 88 Segment)
- 40 Instructions
- 1.5 V or 3 V Operating Voltage (Masking Option)
- 32.768 kHz Crystal Oscillator
- 122.1 μ s Instruction Cycle
- -20 to 75°C Operating Temperature
- 74 pad die

FUNCTIONAL BLOCK DIAGRAM



LOGIC SYMBOL

CHIP PAD LAYOUT



PIN DESCRIPTION

Designation	Function
VDD	Circuit ground potential
VSS ₁	Power source (−1.5 V)
VSS ₂	Power source for LCD driver (−3.0 V) This terminal is connected to VDD terminal through a 0.1 μF capacitor.
VEE	Power source for internal logic (−1.5 to −3.0 V) This terminal is connected to VDD terminal through a 0.1 μF capacitor.
VCP, VCM	Booster capacitor connection terminals VCP terminal is connected to VCM terminal through a 0.1 μF capacitor.
XT, XT	Input and output terminals of oscillator inverter, 32.768 kHz crystal is connected to these terminals.
T ₁ ~ T ₅	Terminals to test internal logic, T ₁ ~ T ₃ and T ₅ are pulled down to VSS ₁ . T ₄ is output. Test pins must be normally open.
AC	Terminal to clear internal logic pulled down to VSS ₁ . After power is turned on, the MSM5054 must be reset by this terminal.
BD	Buzzer output
LD	Lamp output

FUNCTIONAL DESCRIPTION

A block diagram of the MSM5054 is given on page 97. Each block of logic will be briefly discussed. For more information, please refer to the MSM5054 user's manual.

Program ROM

The MSM5054 addresses up to 1 K word of internal mask programmable ROM. Each word consists of 14 bits, and all instructions are one word. The instructions are routed to a programmed logic array which generates the signals necessary for control of logic.

Data RAM

Data is organized in 4-bit nibbles. Internal data RAM consists of 62 nibbles.

The RAM is addressed by page address and column address. Normally page address is specified by the page register, but direct addressing is available in Page 0.

Column address is directly addressed by the operand of various instructions.

ALU

The ALU performs 4-bit parallel operation of RAM and ACC contents, or RAM contents and an immediate digit. It sets or resets the flags (Z, C) depending on the condition.

Program Counter (PC)

The program counter is 10 bits wide and specifies the address of the program ROM.

The PC is incremented by one at every execution of the instruction, and then specifies the next instruction to be executed. However, the contents of the PC are rewritten by the execution of the Jump or Branch instruction.

There is no boundary in the ROM, so the Jump or Branch instruction can be put anywhere in the ROM.

Input/Output Port

Input Port (S1 ~ S4)

The input port (S1 ~ S4) is a 4-bit parallel input port. Each pin of the port is pulled down to VSS1 by an internal resistor, and the status of the port is fetched by the SWITCH instruction.

Input Port (K1 ~ K4)

The input port (K1 ~ K2) is a 2-bit parallel input port. Each pin of the port is pulled down to VSS1 by an internal resistor, and the status of the port is fetched by the KSWITCH instruction.

Output Port (M1 ~ M4)

The output port (M1 ~ M4) is a 4-bit parallel output port. This port consists of data latches and buffers, and the contents of the data latches are rewritten by a matrix instruction.

Display Function

The MSM5054 is provided with a segment output terminal which can directly drive a 1/2 bias, 1/2 duty LCD, and the common drive output terminal COM1 and COM2. The segment drive circuit consists of the display data latch, multiplexer and driver. If the data is sent to the display data latch with a display instruction, the LCD drive waveform is output to the segment drive output terminal.

Time Base

The time base of the CPU is provided by connecting a 32.768 kHz crystal to the XT and \overline{XT} pins. One machine cycle is 122.1 μ s.

A hardware divider of up to 1 Hz is provided, enabling programs to implement a clock function by counting signals between 32 and 1 Hz.

ABSOLUTE MAXIMUM RATINGS

Parameter	Symbol	Conditions	Limits	Unit
Supply Voltage 1	$V_{DD} - V_{SS1}$	$T_a = 25^\circ\text{C}$	-0.3 to +2.0	V
Supply Voltage 2	$V_{DD} - V_{SS2}$	$T_a = 25^\circ\text{C}$	-0.3 to +4.0	V
Supply Voltage 3	$V_{DD} - V_{EE}$	$T_a = 25^\circ\text{C}$	-0.3 to +4.0	V
Input Voltage	V_{IN1}	$T_a = 25^\circ\text{C}$	V_{SS1} , -0.3 to +0.3	V
Storage Temperature	T_{stg}		-55 to 125	$^\circ\text{C}$

OPERATING CONDITIONS


Parameter	Symbol	Limits	Unit
Operating Voltage	$V_{DD} - V_{SS1}$	1.25 to 1.65	V
Operating Temperature	T_{opr}	-20 to 75	$^\circ\text{C}$

DC CHARACTERISTICS

($V_{DD} = 0\text{V}$, V_{SS1} , $V_{EE} = -1.55\text{V}$, $V_{SS2} = -3.0\text{V}$, $C_I = 30\text{k}\Omega$, $T_a = 25^\circ\text{C}$)


Parameter	Symbol	Condition	Limits			Unit
			Min.	Typ.	Max.	
Power supply current	I_{DD}		—	3.0	—	μA
Oscillation start voltage	$-V_{OSC}$	Within 5 seconds V_{SS1} terminal	1.45	—	—	V
Output current 1 COM	I_{OH1}	$V_{OH1} = -0.2\text{V}$	-4	—	—	μA
	I_{OM1}	$V_{OM1} = V_{SS1} \pm 0.2\text{V}$	4/-4	—	—	
	I_{OL1}	$V_{OL1} = -2.8\text{V}$	4	—	—	
Output current 2 SEGMENT	I_{OH2}	$V_{OH2} = -0.2\text{V}$	-0.4	—	—	μA
	I_{OL2}	$V_{OL2} = -2.8\text{V}$	0.4	—	—	
Output current 3 BD	I_{OH3}	$V_{OH3} = -0.4\text{V}$	-50	—	-500	μA
	I_{OL3}	$V_{OL3} = -0.8\text{V}$				
Output current 4 LD	I_{OH4}	$V_{OH4} = -0.55\text{V}$	-21	—	-83	μA
	I_{OL4}	$V_{OL4} = -1.15\text{V}$				
Output current 5 $M_1 \sim M_4$	I_{OH5}	$V_{OH5} = -0.5\text{V}$	-100	—	—	μA
	I_{OL5}	$V_{OL5} = -1.0\text{V}$	1.5	—	7.5	
Input current 1 $S_1 \sim S_4$	I_{IH1}	$V_{IH1} = 0\text{V}$	1	10	50	μA
	I_{IL1}	$V_{IL1} = -1.55\text{V}$	—	—	-0.2	
Input current 2 K_1, K_2	I_{IH2}	$V_{IH2} = 0\text{V}$	2.5	6	12	μA
	I_{IL2}	$V_{IL2} = -1.55\text{V}$	—	—	-0.2	
Oscillator built-in capacitor	CD		—	20	—	pF

MEASURING CIRCUIT



C_1, C_2, C_3 : $0.1\mu\text{F}$
 C_4 : 30pF
 XTAL : 32.768kHz

TYPICAL APPLICATION



C_1 : $5 \sim 35\text{pF}$
 C_2, C_3, C_4 : $0.1\mu\text{F}$
 B : 1.5V
 L : 20mH

DESCRIPTION OF INSTRUCTIONS

	Mnemonic	Instruction Code													Operation
		13	12	11	10	9	8	7	6	5	4	3	2	1	
Arithmetic operation	ADD ACC, AP	0	0		0	0	0	P	0	1	0	0		A	$AP \leftarrow (AP) + (ACC)$
	ADD #D, AP	0	1	1	0	0	P		D				A	$AP \leftarrow (AP) + D$	
	SUB ACC, AP	0	0	0	0	1	P	0	1	0	0		A	$AP \leftarrow (AP) - (ACC)$	
	SUB #D, AP	0	1	1	0	1	P		D				A	$AP \leftarrow (AP) - D$	
	ADJUST N, AP	1	1	0	0	0	P		$\overline{N} + 1$				A	$AP \leftarrow N \text{ adjust } \{(AP)\}$	
	CMP ACC, AP	0	0	0	0	1	P	1	1	1	0		A	$(AP) - (ACC)$	
	CMP #D, AP	0	1	0	1	1	P		D				A	$(AP) - D$	
	INC AP	0	1	1	0	0	P	0	0	0	1		A	$AP \leftarrow (AP) + 1$	
	DEC AP	0	1	1	0	1	P	0	0	0	1		A	$A \leftarrow (AP) - 1$	
	XOR ACC, AP	0	0	0	0	0	P	0	1	1	1		A	$AP \leftarrow (AP) \nabla (ACC)$	
XOR #D, AP	0	1	1	1	1	P		D				A	$AP \leftarrow (AP) \nabla D$		
Bit operation	BIT ACC, AP	0	0	0	0	0	P	1	1	1	0		A	$(AP) \vee (ACC)$	
	BIT #D, AP	0	1	0	1	0	P		D				A	$(AP) \vee \overline{D}$	
	BIS ACC, AP	0	0	0	0	0	P	0	1	1	0		A	$AP \vee (ACC)$	
	BIS #D, AP	0	1	0	0	0	P		D				A	$(AP) \vee D$	
	BIC ACC, AP	0	0	0	0	1	P	0	1	1	0		A	$AP \wedge (ACC)$	
	BIC #D, AP	0	1	0	0	1	P		D				A	$AP \wedge \overline{D}$	
Shift	ASR AP	0	0	0	0	0	P	0	0	1	1		A	$\leftarrow (C) 0 \rightarrow (AP) \leftarrow$	
	ASL AP	0	0	0	0	1	P	0	0	1	1		A	$(C) \leftarrow (AP) \leftarrow 0$	
Flag operation	CLZ	0	0	0	0	0	0	1	0	1	0	0	0	0	$Z \leftarrow 0$
	CLC	0	0	0	0	0	0	1	0	0	1	0	0	0	$C \leftarrow 0$
	CLA	0	0	0	0	0	0	1	0	1	1	0	0	0	$Z \leftarrow 0, C \leftarrow 0$
	SEZ	0	0	0	0	1	0	1	0	1	0	0	0	0	$Z \leftarrow 1$
	SEC	0	0	0	0	1	0	1	0	0	1	0	0	0	$C \leftarrow 1$
	SEA	0	0	0	0	1	0	1	0	1	1	0	0	0	$Z \leftarrow 1, C \leftarrow 1$
Data transfer	MOV ACC, AP	1	1	1	1	0	P	0	0	0	0		A	$AP \leftarrow (ACC)$	
	MOV ACC, AX	1	1	1	1	0	0	0	X				A	$AX \leftarrow (ACC)$	
	MOV #D, AP	0	1	1	1	0	P		D				A	$AP \leftarrow D$	
	MOV AP, ACC	1	1	1	1	1	P	0	0	0	0		A	$ACC \leftarrow (AP)$	
	MOV AX, ACC	1	1	1	1	1	0	0	X				A	$ACC \leftarrow (AX)$	

