OKI semiconductor

MSM5054

CMOS 4 BIT SINGLE CHIP VERY LOW POWER MICROCONTROLLER WITH LCD DRIVER

GENERAL DESCRIPTION

The OKI MSM5054 is a low-power, high-performance single-chip microcontroller employing complementary metal oxide semiconductor technology. Integrated onto a single chip are 4-bit of ALU, 14K bits of mask programmable ROM, 248 bits of data RAM, crystal oscillator, voltage doubler, timer, LCD driver, input port and output port.


The MSM5054 is widely used in electronic products requiring low power operation, for example, Clocks. Timers and Games.

FEATURES

- Low Power Consumption 3 μA Typical
- 1024 × 14 Internal ROM
- 62 × 4 Internal RAM
- 6 Input Port
- 4 Output Port
- 4 × 4 Key Matrix Input (S₁~S₄, M₁~M4)
- 44 LCD Driver
 (1/2 Duty, 1/2 Bias, 88 Segment)


- 40 Instructions
- 1.5 V or 3 V Operating Voltage (Masking Option)
- 32.768 kHz Crystal Oscillator
- 122.1 us Instruction Cycle
- −20 to 75°C Operating Temperature
- 74 pad die

FUNCTIONAL BLOCK DIAGRAM



LOGIC SYMBOL

CHIP PAD LAYOUT



PIN DESCRIPTION

Designation	Function
V _{DD}	Circuit ground potential
V _{SS} ,	Power source (-1.5 V)
V _{SS2}	Power source for LCD driver ($-3.0~\text{V}$) This terminal is connected to V _{DD} terminal through a 0.1 μ F capacitor
VEE	Power source for internal logic (-1.5 to -3.0 V) This terminal is connected to V _{DD} terminal through a 0.1 μ F capacitor
V _{CP} , V _{CM}	Booster capacitor connection terminals VCP terminal is connected to VCM terminal through a 0.1 µF capacito
хт, хт	Input and output terminals of oscillator inverter, 32.768 kHz crystal is connected to these terminals.
T ₁ ~ T ₅	Terminals to test internal logic, $T_1 \sim T_3$ and T_5 are pulled down to V_{SS} T_4 is output. Test pins must be normally open.
AC	Terminal to clear internal logic pulled down to V _{SS₁} . After power is turned on, the MSM5054 must be reset by this terminal
BD	Buzzer output
LD	Lamp output

FUNCTIONAL DESCRIPTION

A block diagram of the MSM5054 is given on page 97. Each block of logic will be briefly discussed. For more information, please refer to the MSM5054 user's manual.

Program ROM

The MSM5054 addresses up to 1 K word of internal mask programmable ROM. Each word consists of 14 bits, and all instructions are one word. The instructions are routed to a programmed logic array which generates the signals necessary for control of logic.

Data RAM

Data is organized in 4-bit nibbles. Internal data RAM consists of 62 nibbles.

The RAM is addressed by page address and column address. Normally page address is specified by the page register, but direct addressing is available in Page 0.

Column address is directly addressed by the operand of various instructions.

ALU

The ALU performs 4-bit parallel operation of RAM and ACC contents, or RAM contents and an immediate digit. It sets or resets the flags (Z, C) depending on the condition.

Program Counter (PC)

The program counter is 10 bits wide and specifies the address of the program ROM.

The PC is incremented by one at every execution of the instruction, and then specifies the next instruction to be executed. However, the contents of the PC are rewritten by the execution of the Jump or Branch instruction.

There is no boundary in the ROM, so the Jump or Branch instruction can be put anywhere in the ROM

Input/Output Port Input Port (S1 ~ S4)

The input port (S1 \sim S4) is a 4-bit parallel input port. Each pin of the port is pulled down to V_{SS1} by an internal resistor, and the status of the port is fetched by the SWITCH instruction.

Input Port (K1 \sim K4)

The input port (K1 \sim K2) is a 2-bit parallel input port. Each pin of the port is pulled down to VSS1 by an internal resistor, and the status of the port is fetched by the KSWITCH instruction.

Output Port (M1 \sim M4)

The output port (M1 \sim M4) is a 4-bit parallel output port. This port consists of data latches and buffers, and the contents of the data latches are rewritten by a matrix instruction.

Display Function

The MSM5054 is provided with a segment output terminal which can directly drive a 1/2 bias, 1/2 duty LCD, and the common drive output terminal COM1 and COM2. The segment drive circuit consists of the display data latch, multiplexer and driver. If the data is sent to the display data latch with a display instruction, the LCD drive waveform is output to the segment drive output terminal.

Time Base

The time base of the CPU is provided by connecting a 32.768 kHz crystal to the XT and $\overline{\text{XT}}$ pins. One machine cycle is 122.1 μ s.

A hardware divider of up to 1 Hz is provided, enabling programs to implement a clock function by counting signals between 32 and 1 Hz.

ABSOLUTE MAXIMUM RATINGS

Parameter	Symbol	Conditions	Limits	Unit	
Supply Voltage 1	VDD - VSS1	Ta = 25°C	-0.3 to +2.0	V	
Supply Voltage 2	V _{DD} - V _{SS2}	Ta = 25°C	-0.3 to +4.0	V	
Supply Voltage 3	V _{DD} - V _{EE}	Ta = 25°C	-0.3 to +4.0	V	
Input Voltage	V _{IN1}	Ta = 25°C	V _{SS1} -0.3 to +0.3	V	
Storage Temperature	Tstg		-55 to 125	°C	

OPERATING CONDITIONS


Parameter	Symbol	Limits	Unit
Operating Voltage	V _{DD} -V _{SS1}	1.25 to 1.65	V
Operating Temperature	Topr	-20 to 75	°C

DC CHARACTERISTICS


 $(V_{DD} = 0V, V_{SS_1}, V_{EE} = -1.55V, V_{SS_2} = -3.0V, C_I = 30k\Omega, Ta = 25^{\circ}C)$

Dono	Ourshall	0	dia:		Limits		Unit
Parameter	Symbol	Cond	Min.	Тур.	Max.	Oilit	
Power supply current	^I DD		4	_	3.0	-	μА
Oscillation start voltage	-v _{osc}	Within 5 seconds VSS1 terminal		1.45	ı	_	٧
	Iон₁	V _{OH} , = -0.2V	181	-4	1	_	
Output current 1 COM	IOM 1	$V_{OM_1} = V_{SS_1} \pm 0$).2V	4/-4	1	-	μΑ
	I _{OL1}	$V_{OL_1} = -2.8V$		4	ı	_	
Output current 2	IOH ₂	$V_{OH_2} = -0.2V$		-0.4	-	_	
SEGMENT	IOL2	$V_{OL_2} = -2.8V$		0.4	_	_	μΑ
Output current 3	¹OH₃	$V_{OH_3} = -0.4 \text{ V}$	-50	_	-500		
BD	lOL₃	$V_{OL_3} = -0.8V$	$V_{EE} = -1.25V$ $V_{SS_2} = -2.4V$	2.5	_	7.5	μΑ
Output current 4	lOH₄	V _{OH4} = −0.55V	V _{SS1} = -1.25V	-21	-	-83	
LD	lOL₄	$V_{OL_4} = -1.15V$	VEE = -2.4V VSS ₂ = -2.4V	1	_	Ī -	μΑ
Output current 5	¹OH₅	V _{OH5} = −0.5V		-100	_	-	
M 1 ~ M 4	lOL₅	V _{OL5} = -1.0V		1.5	_	7.5	μΑ
Input current 1	ŲH₁	V _{IH} , = 0V		1	10	50	
S1~S4	I _{IL} ,	V _{IL} , = -1.55V		_	_	-0.2	μΑ
Input current 2	I _{IH2}	V _{IH2} = 0V		2.5	6	12	
K1, K2	I _{IL2}	$V_{1L_2} = -1.55V$		-	-	-0.2	μΑ
Oscillator built-in capacitor	CD			_	20	_	ρF

MEASURING CIRCUIT



TYPICAL APPLICATION



DESCRIPTION OF INSTRUCTIONS

		Instruction Code											,			
	Mnemonic	13	12	11	10	9	8	7	6	5	4	3	2	1	0	Operation
	ADD ACC, AP	0	0	0	0	0	Ρ	0	1	0	0		A			AP ← (AP) + (ACC)
	ADD #D, AP	0	1	1	0	0	Р)			A	`		AP ← (AP) + D
	SUB ACC, AP	0	0	0	0	1	Р	0	1	0	0		A	·		AP ← (AP) – (ACC)
tion	SUB #D, AP	0	1	1	0	1	Р		[)			A	١.		AP ← (AP) – D
pera	ADJUST N, AP	1	1	0	0	0	Р		Ñ-	+ 1			A	١		AP ← N adjust {(AP)}
ic o	CMP ACC, AP	0	0	0	0	1	Р	1	1	1	0		A	`		(AP) - (ACC)
met	CMP #D, AP	0	1	0	1	1	Р		[)				١		(AP) - D
Arithmetic operation	INC AP	0	1	1	0	0	Р	0	0	0	1		A	`		AP ← (AP) + 1
•	DEC AP	0	1	1	0	1	Р	0	0	0	1		-	`		A ← (AP) – 1
	XOR ACC, AP	0	0	0	0	0	P	0	1	1	1		A	\		AP ← (AP) ▼ (ACC)
	XOR #D, AP	0	1	1	1	1	Р		()			-	1		$AP \leftarrow (AP) \forall D$
	BIT ACC, AP	0	0	0	0	0	P	1	1	1	0		F	\		(AP) V (ACC)
5	BIT #D, AP	0	1	0	1	0	Р)			-	\		(AP) V D
ratio	BIS ACC, AP	0	0	0	0	0	Р	0	1	1	0		7	1		AP V (ACC)
Bit operation	BIS #D, AP	0	1	0	0	0	Р		()			-	\		(AP) V D
B	BIC ACC, AP	0	0	0	0	1	Р	0	1	1	0		-	1		AP Λ (ACC)
	BIC #D, AP	0	1	0	0	1	Р		ı)			-	١		APΛD
Ħ	ASR AP	0	0	0	0	0	Р	0	0	1	1		-	1		-(C) 0 → (AP)
Shift	ASL AP	0	0	0	0	1	Р	0	0	1	1		-	1		(C) ← (AP) ← 0
	CLZ	0	0	0	0	0	0	1	0	1	0	0	0	0	0	Z ← 0
tion	CLC	0	0	0	0	0	0	1	0	0	1	0	0	0	0	C ← 0
era	CLA	0	0	0	0	0	0	1	0	1	1	0	0	0	0	Z ← 0, C ← 0
Flag operation	SEZ	0	0	0	0	1	0	1	0	1	0	0	0	0	0	Z ← 1
Fla	SEC	0	0	0	0	1	0	1	0	0	1	0	0	0	0	C ← 1
	SEA	0	0	0	0	1	0	1	0	1	1	0	0	0	0	Z ← 1, C ← 1
	MOV ACC, AP	1	1	1	1	0	Р	0	0	0	0		-	`	-	AP ← (ACC)
ısfel	MOV ACC, AX	1	1	1	1	0	0	0		Х			_	١		AX — (ACC)
trar	MOV #D, AP	0	1	1	1	0	Р		1	D			_	4		AP ← D
Data transfer	MOV AP, ACC	1	1	1	1	1	Р	0	0	0	0		-	4		ACC ← (AP)
	MOV AX, ACC	1	1	1	1	1	0	0		X			_	٩		ACC ← (AX)

DESCRIPTION OF INSTRUCTIONS (CONT.)

	Mnemonic		Instruction Code													Operation
	Milemonic	13	12	11	10	9	8	7	6	5	4	3	2	1	0	Operation
	JMP Adrs	1	0	0	0	a,	a ₈	a,	a ₆	a 5	a,	a ₃	a ₂	a,	a _o	PC ← Adrs
	JMP @AP	0	0	0	0	0	Р	1	1	0	1			4		PC ← (PC) + (AP) + 1
	JMPIO @AP	0	0	0	0	1	Р	1	1	0	1		-	4		PC ← (PC) + {(AP)∧7H } +1
Jump	BEQ +n BZE +n	0	0	0	1	1	0	0	1	0	n₄	n ₃	n ₂	n,	n _o	PC ← (PC)+n+1, if Z=1
•	BNE +n BNZ +n	0	0	0	1	1	0	1	1	0	n₄	n ₃	n ₂	n ₁	no	PC ← (PC)+n+1, if Z=0
	BCS +n	0	0	0	1	1	0	0	0	0	n ₄	n ₃	n ₂	n,	n_o	PC ← (PC)+n+1, if C=1
	BCC +n	0	0	0	1	1	0	1	0	0	n ₄	n ₃	n ₂	n,	n_o	PC ← (PC)+n+1, if C=0
	SWITCH AP	1	1	0	1	0	Р	0	0	0	1			4		$AP \leftarrow INPUTPORT(S_1 \sim S_4)$
	KSWITCH AP	1	1	0	1	0	Р	0	0	1	0		-	4		$AP \leftarrow INPUT PORT (K_1 \sim K_2)$
put	MATRIX AP	1	1	0	1	1	Р	0	0	1	0		•	A		OUTPUT PORT (M₁ ~ M₄) ←(AP)
Input/Output	MATRIX Mn	0	0	0	1	0	0	0	0	1	0	M₄	Мз	M2	Мı	OUTPUT PORT (M₁~M₄) ← Mn (n=1, 2, 3, 4)
ğ	BUZZER freq., sound	0	0	0	1	0	0	1	1	0	0	bз	b2	b۱	bо	Freq ← freq, Mreg ← sound Buzzer start
	BSO	0	0	0	1	0	0	1	1	0	0	0	0	0	0	Buzzer stop
	LAMP ON/OFF	0	0	0	1	0	0	0	0	0	1	0	0	b۱	bο	LD ON/OFF
	DSP digit, AP	0	0	1	0	0	Р		di	git				A		Digit ← (AP), (ACC)
lay	FORMAT AP	1	1	0	1	1	Р	0	0	1	1			A		FMT reg. ← (AP)
Display	FORMAT N	0	0	0	1	0	0	0	0	1_	1			N		FMT reg. ← N
_	DSPF digit, AP	0	0	1	1	0	Р		di	git			_	A		Digit ← (AP) via table
	HALT	0	0	0	1	0	0	0	0	0	0	0	0	0	0	Halt
	INTENAB 32/16	00	0	00	1	0	0	1	0	1 0	1	1 0	0	0	0	Enable timer
CPU Control & Others	INTDSAB 32/16	0	0	0	1	0	0	1	0	1 0	1	0	1	0	0	Disable timer
∞	INTMODE AP	1	1	0	1	0	Р	0	1	0	0			A		AP ← Interrupt mode
itro	PAGE AO	1	1	0	1	1	0	0	1	0	1			A		Preg ← (A0)
Š	PAGE N	0	0	0	1	0	0	0	1	0	1			N		Preg ← N
υ	RATE AP	1	1	0	1,	0	Р	1	0	0	1			Α		AP ← DIVIDER (8 Hz~1 Hz)
J	RSTRATE	0	0	0	1	0	0	1	0	0	0	1	0	0	0	DIVIDER (8 Hz~1 Hz) ← 0
	BACKUP ON/OFF	0	0	0	1	0	0	0	0	0	1	bз	ba	0	0	Backup ON/OFF
	NOP	0	0	0	0	0	0	0	0	0	0	0	0	0	0	No operation
	•	•			-				_			_				·