

GENERAL DESCRIPTION

The MSM38512RS is an N-channel silicon gate E/D MOS device ROM with a 65,536 word x 8 bit capacity. It operates on a 5V single power supply and the all inputs and outputs are TTL compatible. The adoption of an asynchronous system in the circuit requires no external clock assuring extremely easy operation. The availability of power down mode contributes to the low power dissipation which is as low as 10mA(max) when the chip is not selected. The application of a byte system and the pin compatibility with standard UV EPROMs make the device most suitable for use as a large-capacity fixed memory for microcomputers and data terminals.

Since it provides $\overline{CE}$, $\overline{OE}$, signals, the connection of output terminals of other chips with the wired OR is possible ensuring an easy expand operation of memory and bus line control.

FEATURES

- 512k bits: 65,536 words x 8 bit
- high speed: access time 200 ns max
- low power: active current 60 mA max
standby current 10 mA max
- wide tolerance operating: $V_{CC} = 5V \pm 10\%$
- fully static operating: using no clock
- fully TTL compatible
- pin compatible to 512k EPROM
- packaged to 28 pins plastic
- fabricated with 2um NMOS silicon gate technology




PIN CONFIGURATION

(Top View)

A_{15}	1	28	V_{CC}
A_{13}	2	27	A_{14}
A_{11}	3	26	A_{13}
A_9	4	25	A_8
A_7	5	24	A_6
A_5	6	23	A_{11}
A_3	7	22	$\overline{OE}$
A_1	8	21	A_{10}
A_0	9	20	$\overline{CE}$
D_0	10	19	D_7
D_1	11	18	D_6
D_2	12	17	D_5
D_3	13	16	D_4
V_{SS}	14	15	D_3

$\overline{OE}$: Output enable
 V_{CC}, V_{SS} : Power supply voltage
 $A_0 - A_{15}$: Address input
 $\overline{CE}$: Chip enable
 $D_0 - D_7$: Data output

FUNCTIONAL BLOCK DIAGRAM



ABSOLUTE MAXIMUM RATINGS

(Ta = 25°C)

Rating	Symbol	Value	Unit	Conditions
Power Supply Voltage	V _{CC}	-0.5 to 7	V	Respect to V _{SS}
Input Voltage	V _I	-0.5 to 7	V	Respect to V _{SS}
Output Voltage	V _O	-0.5 to 7	V	Respect to V _{SS}
Power Dissipation	P _D	1	W	Par package
Operating Temperature	T _{opr}	0 to 70	°C	
Storage Temperature	T _{stg}	-55 to 150	°C	

OPERATING CONDITION AND DC CHARACTERISTICS

Parameter	Symbol	Measuring Condition	Rating			Unit
			Min.	Typ.	Max.	
Power Supply Voltage	V _{CC}	—	4.5	5	5.5	V
	V _{SS}	—	0	0	0	V
Input Signal Level	V _{IH}	—	2.2	—	6	V
	V _{IL}	—	-0.3	—	0.8	V
Output Signal Level	V _{OH}	I _{OH} = -400 μA	2.4	—	—	V
	V _{OL}	I _{OL} = 2.1 mA	—	—	0.4	V
Input Leak Current	I _{LI}	V _I = 0V or V _{CC}	-10	—	10	μA
Output Leak Current	I _{LO}	V _O = 0V or V _{CC} Chip not selected	-10	—	10	μA
Power Supply Current	I _{CC}	—	—	—	60	mA
	I _{CCS}	—	—	—	10	mA

AC CHARACTERISTICS


TIMING CONDITIONS

Parameter	Conditions
Input Signal Level	V _{IH} 2.4V, V _{IL} 0.6V
Input Rising, Falling Time	t _r = t _f = 15 ns
Timing Measuring Point Voltage	Input Voltage = 1.5V
	Output Voltage = 0.8V & 2.0V
Loading Condition	C _L = 100 pF + 1 TTL


READ CYCLE

Parameter	Symbol	xxxxxx Value			Unit	Remarks
		Min.	Typ.	Max.		
Cycle Time	t_c	200	—	—	ns	
Address Access Time	t_{AA}	—	—	200	ns	
Chip Enable Access Time	t_{ACE}	—	—	200	ns	
Output Delay Time	t_{CO}	—	—	50	ns	
Output Setting Time	t_{LZ}	10	—	—	ns	
Output Disable Time	t_{HZ}	10	—	50	ns	
Output Retaining Time	t_{OH}	10	—	—	ns	
Power Up Time	t_{PU}	0	—	—	ns	
Power Down Time	t_{PD}	—	—	100	ns	

1) READ CYCLE-1⁽¹⁾



2) READ CYCLE-2⁽²⁾



- Notes:** (1) $\overline{CE}$ is "L" level
 (2) The address is decided at the same time as or ahead of $\overline{CE}$ "L" level.
 (3) t_{LZ} is determined by the later level, $\overline{CE}$ "L" or $\overline{OE}$ "L".
 (4) t_{HZ} is determined by the earlier $\overline{CE}$ "H" or $\overline{OE}$ "H".
 While, t_{HZ} shows the time until floating and it is therefore not determined by the output level.

INPUT/OUTPUT CAPACITANCE

($T_a = 25^\circ\text{C}$, $f = 1\text{MHz}$)

Parameter	Symbol	Specification Value		Unit	Remarks
		Min.	Max.		
Input Capacitance	C_I		8	pF	$V_I = 0\text{V}$
Output Capacitance	C_O		10	pF	$V_O = 0\text{V}$