# **OKI** semiconductor

# MSM3764 AAS/RS

65.536-BIT DYNAMIC RANDOM ACCESS MEMORY (E3-S-004-32)

### GENERAL DESCRIPTION

The Oki MSM3764A is a fully decoded, dynamic NMOS random access memory organized as 65536 one-bit words. The design is optimized for high-speed, high performance applications such as mainframe memory, buffer memory, peripheral storage and environments where low power dissipation and compact layout is required.

Multiplexed row and column address inputs permit the MSM3764A to be housed in a standard 16 pin DIP. Pin-outs conform to the JEDEC approved pin out.


The MSM3764A is fabricated using silicon gate NMOS and Oki's advanced Double-Layer Polysilicon process. This process, coupled with single-transistor memory storage cells, permits maximum circuit density and minimum chip size. Dynamic circuitry is employed in the design, including the sense amplifiers.


Clock timing requirements are noncritical, and power supply tolerance is very wide. All inputs and output are TTL compatible.

### **FEATURES**

- 65.536 x 1 RAM, 16 pin package
- Silicon-gate, Double Poly NMOS, single transistor cell
- Row access time.
  - 120 ns max (MSM3764A-12)
  - 200 ns max (MSM3764A-20)
- Cycle time,
  - 230 ns min (MSM3764A-12) 260 ns min (MSM3764A-15)
  - 330 ns min (MSM3764A-20)
- Low power: 330 mW active, 28 mW max standby
- Single +5V Supply, ±10% tolerance

- All inputs TTL compatible, low capacitive load
- Three-state TTL compatible output
- "Gated" CAS
- 128 refresh cycles/2 ms
- Common I/O capability using "Early Write" operation
- Output unlatched at cycle end allows extended page boundary and two-dimensional chip select
- Read-Modify-Write, RAS-only refresh, and Page-Mode capability
- On-chip latches for Addresses and Data-in
- On-chip substrate bias generator for high performance





## ABSOLUTE MAXIMUM RATINGS (See Note)

Rating	Symbol	Value	Unit
Voltage on any pin relative to VSS	V <sub>IN</sub> , V <sub>OUT</sub>	-1 to +7	V
Voltage on V <sub>CC</sub> supply relative to V <sub>SS</sub>	Vcc	-1 to +7	V
Operating temperature	Topr	0 to 70	°C
Storage temperature	T <sub>stg</sub>	-55 to +150	°c
Power dissipation	PD	1.0	w
Short circuit output current		50	mA

Note: Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

## RECOMMENDED OPERATING CONDITIONS

(Referenced to VSS)

Parameter	Symbol	Min.	Тур.	Max.	Unit	Operating Temperature	
Supply Voltage	Vcc	4.5	5.0	5.5	V		
	VSS	0	0	0	V	1	
Input High Voltage, all inputs	VIH	2.4		6.5	V	0°C to +70°C	
Input Low Voltage, all inputs	V <sub>1L</sub>	1.0		0.8	V	7	

## ■ DYNAMIC RAM · MSM3764AAS/RS ■

## DC CHARACTERISTICS

(Recommended operating conditions unless otherwise noted.)

Parameter	Symbol	Min.	Max.	Unit	Notes
Operating Current* Average power supply current (RAS, CAS cycling; t <sub>RC</sub> = min.)	lcc1		60	mA	-
Standby Current Power supply current (RAS = CAS = VIH)	ICC2		5.0	mA	
Refresh Current* Average power supply current (RAS cycling, CAS = V <sub>IH</sub> ; t <sub>RC</sub> = min.)	ССЗ		40	mA	
Page Mode Current* Average power supply current (RAS = V <sub>IL</sub> , CAS cycling; tp <sub>C</sub> = min.)	Icc4		60	mA	
Input Leakage Current Input leakage current, any input $\{0V \leq V_{IN} \leq 5.5V$ , all other pins not under test = $0V$ )	I <sub>LI</sub>	-10	10	μΑ	
Output Leakage Current (Data out is disabled, $0V \leq V_{OUT} \leq 5.5V$ )	I <sub>LO</sub>	-10	10	μА	
Output Levels Output high voltage (I <sub>OH</sub> = -5 mA) Output low voltage (I <sub>OL</sub> = 4.2 mA)	V <sub>OH</sub> V <sub>OL</sub>	2.4	0.4	V V	

Note\*: ICC is dependent on output loading and cycle rates. Specified values are obtained with the output open.

## CAPACITANCE

 $(T_a = 25^{\circ}C, f = 1 MHz)$ 

Parameter	Symbol	Тур.	Max.	Unit
Input Capacitance (A <sub>0</sub> ~ A <sub>7</sub> , D <sub>IN</sub> )	CIN1	( <del>-</del> )	5	pF
Input Capacitance (RAS, CAS, WE)	C <sub>IN2</sub>	_	8	pF
Output Capacitance (DOUT)	COUT	_	7	pF

Capacitance measured with Boonton Meter.

## AC CHARACTERISTICS


(Recommended operating conditions unless otherwise noted.)

Note 1,2,3

-			MSM3764A-12		MSM3764A-15		MSM3764A-20		
Parameter	Symbol	Units	Min.	Max.	Min.	Max.	Min.	Max.	Note
Refresh period	tREF	ms		2		2		2	
Random read or write cycle time	tRC	ns	220		260		330		
Read-write cycle time	tRWC	ns	245		280		345		
Page mode cycle time	tPC	ns	120		145		190		
Access time from RAS	tRAC	ns		120		150		200	4, 6
Access time from CAS	†CAC	ns		60		75		100	5, 6
Output buffer turn-off delay	tOFF	ns	0	35	0	40	0	50	
Transition time	tΤ	ns	3	35	3	35	3	50	
RAS precharge time	tRP	ns	90		100		120		
RAS pulse width	tRAS	ns	120	10,000	150	10,000	200	10,000	
RAS hold time	tRSH	ns	60		75		100		
CAS precharge time (Page cycle)	tCP	ns	50		60		80		
CAS pulse width	†CAS	ns	60	10,000	75	10,000	100	10,000	
CAS hold time	tCSH	ns	120		150		200		
RAS to CAS delay time	tRCD	ns	25	60	25	75	30	100	7
CAS to RAS precharge time	tCRP	ns	0		0		0	_	
Row Address set-up time	tASR	ns	0		0		0		
Row Address hold time	tRAH	ns	15		15		20		
Column Address set-up time	tASC	ns	0		0		0		
Column Address hold time	tCAH	ns	20		20		25		
Column Address hold time referenced to RAS	tAR	ns	80		95		125		
Read command set-up time	tRCS	ns	0		0		0		
Read command hold time	<sup>t</sup> RCH	ns	0		0		0		
Write command set-up time	twcs	ns	-10		-10		-10		8
Write command hold time	tWCH	ns	40		45		55		
Write command hold time referenced to RAS	tWCR	ns	100		120		155		
Write command pulse width	tWP	ns	40		45		55		· · · · · · · · · · · · · · · · · · ·
Write command to RAS lead time	tRWL	ns	40		45		55		
Write command to CAS lead time	tCWL	ns	40		45		<b>5</b> 5		
Data-in set-up time	tDS	ns	0		0		0		
Data-in hold time	†DH	ns	40		45		55		
Data-in hold time referenced to RAS	<sup>t</sup> DHR	ns	100		120		155		
CAS to WE delay	tCWD	ns	40		45		55		8
RAS to WE delay	tRWD	ns	100		120		155		8
Read command hold time referenced to RAS	<sup>t</sup> RRH	ns	0		0		0		
CAS precharge time	tCPN	ns	30		35		45		


- NOTES: 1) An initial pause of 100 µs is required after power-up followed by any 8 RAS cycles (Examples; RAS only) before proper device operation is achieved.
  - 2) AC measurements assume t<sub>T</sub> = 5 ns.
  - 3) VIH (Min.) and VIL (Max.) are reference levels for measuring timing of input signals. Also, transition times are measured between VIH and VII.
  - 4) Assumes that t<sub>RCD</sub> < t<sub>RCD</sub> (max.).
    If t<sub>RCD</sub> is greater than the maximum recommended value shown in this table, t<sub>RAC</sub> will increase by the amount that t<sub>RCD</sub> exceeds the value shown.
  - 5) Assumes that tRCD < tRCD (max.)
  - 6) Measured with a load circuit equivalent to 2 TTL loads and 100 pF.
  - 7) Operation within the tRCD (max.) limit insures that tRAC (max.) can be met. tRCD (max.) is specified as a reference point only; if tRCD is greater than the specified tRCD (max.) limit, then access time is controlled exclusively by tCAC.
  - 8) twcs, tcwp and trwp are not restrictive operating parameters. They are included in the data sheet as electrical characteristics only; if twcs ≥ twcs (min.), the cycle is an early write cycle and the data out pin will remain open circuit (high impedance) throughout the entire cycle; if tcwp ≥ tcwp (min.) and trwp > trwp (min.) the cycle is read-write cycle and the data out will contain data read from the selected cell; if neither of the above sets of conditions is satisfied the condition of the data out (at access time) is indeterminate.

### READ CYCLE TIMING




## WRITE CYCLE TIMING

(EARLY WRITE)




### READ-WRITE/READ-MODIFY-WRITE CYCLE




## ■ DYNAMIC RAM · MSM3764AAS/RS ■

## RAS ONLY REFRESH TIMING


(CAS: VIH. WE & DIN: Don't care)




## PAGE MODE READ CYCLE




## PAGE MODE WRITE CYCLE



## PAGE MODE, READ-MODIFY-WRITE CYCLE



### **HIDDEN REFRESH**



#### DESCRIPTION

## Address Inputs:

A total of sixteen binary input address bits are required to decode any 1 of 65536 storage cell locations within the MSM3764A. Eight row-address bits are established on the input pins  $(A_0 \sim A_7)$  and latched with the Row Address Strobe (RAS). The eight column-address bits are established on the input pins and latched with the Column Address Strobe  $(\overline{CAS})$ . All input addresses must be stable on or before the falling edge of  $\overline{RAS}$ .  $\overline{CAS}$  is internally inhibited (or "gated") by  $\overline{RAS}$  to permit triggering of  $\overline{CAS}$  as soon as the Row Address Hold Time  $(t_{RAH})$  specification has been satisfied and the address inputs have been changed from row-addresses to column-addresses.

#### Write Enable:

The read mode or write mode is selected with the WE input. A logic high (1) on WE dictates read mode; logic low (0) dictates write mode. Data input is disabled when read mode is selected.

#### Data Input:

Data is written into the MSM3764A during a write or read-write cycle. The last falling edge of  $\overline{WE}$  or  $\overline{CAS}$  is a strobe for the Data In  $(D_{IN})$  register. In a write cycle, if  $\overline{WE}$  is brought low (write mode) before  $\overline{CAS}$ ,  $D_{IN}$  is strobed by  $\overline{CAS}$ , and the set-up and hold times are referenced to  $\overline{CAS}$ . In a read-write cycle,  $\overline{WE}$  will be delayed until  $\overline{CAS}$  has made its negative transistion. Thus  $D_{IN}$  is strobed by  $\overline{WE}$ , and set-up and hold times are referenced to  $\overline{WE}$ .

## Data Output:

The output buffer is three-state TTL compatible with a fan-out of two standard TTL loads. Data-out is the

same polarity as data-in. The output is in a high impedance state until  $\overline{CAS}$  is brought low. In a read cycle, or read-write cycle, the output is valid after  $t_{RAC}$  from transition of  $\overline{RAS}$  when  $t_{RCD}$  (max.) is satisfied, or after  $t_{CAC}$  from transition of  $\overline{CAS}$  when the transition occurs after  $t_{RCD}$  (max.). Data remain valid until  $\overline{CAS}$  is returned to a high level. In a write cycle the identical sequence occurs, but data is not valid.

#### Page Mode:

Page-mode operation permits strobing the row-address into the MSM3764A while maintaining  $\overline{RAS}$  at a logic low (0) throughout all successive memory operations in which the row-address doesn't change. Thus the power dissipated by the negative going edge of  $\overline{RAS}$  is saved. Further, access and cycle times are decreased because the time normally required to strobe a new row-address is eliminated.

#### Refresh:


Refresh of the dynamic memory cells is accomplished by performing a memory cycle at each of the 128 row-addresses ( $A_o \sim A_b$ ) at least every two milliseconds. During refresh, either  $V_{1L}$  or  $V_{1H}$  is permitted for  $A_7$ . RAS only refresh avoids any output during refresh because the output buffer is in the high impedance state unless CAS is brought low. Strobing each of 128 row-addresses with RAS will cause all bits in each rwo to be refreshed. Further RAS-only refresh results in a substantial reduction in power dissipation.


#### Hidden Refresh:


RAS ONLY REFRESH CYCLE may take place while maintaining valid output data. This feature is referred to as Hidden Refresh.


Hidden Refresh is performed by holding CAS as V<sub>IL</sub> from a previous memory read cycle.


### TYPICAL CHARACTERISTICS




















































































 $V_{CC} = 5.5V$   $Ta = 25^{\circ}C$  50 ns/div



## MSM3764A Bit MAP (Physical-Decimal)

A7 column = "N-"				
191   190   192   193	/ [A7 column	= "H"]	[A7 column	n = "L"] PIN 16
192   193   194   195				
Second   S	191 190 129 128	192 193 254 255	191 190 129 128	192 193 254 255
190   190   129   128   129   120   129   120	63 62 1 0	64 65 126 127	63 62 1 0	64 65 126 127
Second   S	191 190 129 128	192 193 254 255	191 190 129 128	192 193 254 255
191   190   129   128   129   129   129   120   129   120	63 62 1 0	64 65 126 127	63 62 1 0	64 65 126 127
September   Sept	191 190 129 128	192 193 254 255	191 190 129 128	192 193 254 255
191   190   129   128   129	63 62 1 0	64 65 126 127	63 62 1 0	64 65 126 127
252/252 252 252 252 252 252 252 252 252				192 193 254 255
251   251	252 252 252	<del>                                   </del>		
191 190 129 128 132 132 132 132 132 132 132 132 132 132	251 251 251 251			123 123 123 123
191 190 129 128 132 132 132 132 132 132 132 132 132 132				
191 190 129 128 132 132 132 132 132 132 132 132 132 132				
132   133   131			1 1 1 1 1 11	(Column)
132   133   131				
132   133   131				
132   132   132   132   132   132   132   132   132   132   132   132   132   132   132   132   133   131	191 190 129 128	192 193 254 255	191 190 129 128	192 193 254 255
131   131	132 132 132	132 132 132 132	4 4 4 4	1 4 4 4 4
131   131	131 131 131 131	131 131 131 131	3 3 3 3	3 3 3 3
130   130	131 131 131 131	131 131 131	3 3 3	3 3 2 3
130   130	130 130 130 130	130 130 130 130	2 2 2	2 2 2 2
129 129 129 129 129 129 129 129 129 129	130 130 130 130	130 130 130 130	2 2 2 2	2 2 2 2
129 129 129 129 129 129 129 129 129 129	129 129 129 129	64 65 126 127 129 129 129 129	11 11	
128 128 128 128 128 128 128 128 128 128			1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	
128   128				
Refresh Address  (63 - 0)  Din  Din  (Positive)  Pin 8  Refresh Address  (64 - 127)  Din  (Negative)  Refresh Address  (63 - 0)  Din  (Negative)  (Row)  Refresh Address  (64 - 127)  Din  (Positive)  (Row)  Refresh Address  (64 - 127)  Din  (Positive)  (Row)  Refresh Address  (A - 127)  Din  (Positive)  (Row)  Refresh Address  (A - 127)  Din  (Positive)  (Row)  Refresh Address  (B4 - 127)  Din  (Royative)  (Row)  Refresh Address  (B4 - 127)  Din  (Royative)  (Row)  Refresh Address  (B4 - 127)  Din  (Royative)  (Royative)  Refresh Address  (B4 - 127)  Din  (Royative)  (Royative)  Refresh Address  (B4 - 127)  Din  (Royative)  (Royative)  Refresh Address  (B4 - 127)  Din  (Royative)  Refresh Address  (B4 - 127)  Din  (Royative)  (Royative)  Refresh Address  (B4 - 127)  Din  (Royative)  Refresh Address  (B4 - 127)  Refresh Address  (B4 - 127)  Refresh Address  (B4 - 127)  Din  (Royative)  Refresh Address  (B4 - 127)  Refresh Address  Refresh Address  (B4 - 127)  Refresh Address  Refresh Address  (B4 - 127)  Refresh Address  Refresh Address  Refresh Address  Refresh Address  Refresh Address  Refresh Address  Refresh Add				
Refresh Address  (63 - 0)  Din  Din  (Positive)  Pin 8  Refresh Address  (64 - 127)  Din  (Negative)  Refresh Address  (63 - 0)  Din  (Negative)  (Row)  Refresh Address  (64 - 127)  Din  (Positive)  (Row)  Refresh Address  (64 - 127)  Din  (Positive)  (Row)  Refresh Address  (A - 127)  Din  (Positive)  (Row)  Refresh Address  (A - 127)  Din  (Positive)  (Row)  Refresh Address  (B4 - 127)  Din  (Royative)  (Row)  Refresh Address  (B4 - 127)  Din  (Royative)  (Row)  Refresh Address  (B4 - 127)  Din  (Royative)  (Royative)  Refresh Address  (B4 - 127)  Din  (Royative)  (Royative)  Refresh Address  (B4 - 127)  Din  (Royative)  (Royative)  Refresh Address  (B4 - 127)  Din  (Royative)  Refresh Address  (B4 - 127)  Din  (Royative)  (Royative)  Refresh Address  (B4 - 127)  Din  (Royative)  Refresh Address  (B4 - 127)  Refresh Address  (B4 - 127)  Refresh Address  (B4 - 127)  Din  (Royative)  Refresh Address  (B4 - 127)  Refresh Address  Refresh Address  (B4 - 127)  Refresh Address  Refresh Address  (B4 - 127)  Refresh Address  Refresh Address  Refresh Address  Refresh Address  Refresh Address  Refresh Address  Refresh Add		一一		
Din D <sub>3</sub> D <sub>1</sub> D <sub>3</sub>	Refresh Address	Refresh Address		
(Positive)  (Negative)  (Negative)  (Row)  A = Row Address (Decimal)  B = Column Address (Decimal)	(63 - 0)	(64 → 127)	(63 ← 0)	(64 → 127)
Pin 8 (Row)  A = Row Address (Decimal) B = Column Address (Decimal) : Word Driver : Sense Amp		D <sub>1</sub> D <sub>2</sub> Din (Negative)		D <sub>3</sub> D <sub>4</sub> Din (Negative)
A = Row Address (Decimal) B = Column Address (Decimal) : Word Driver : Sense Amp	Pin		ow)	
B = Cell B = Column Address (Decimal) : Word Driver			_	
Sub Amp (C = Number of Bus Line)	Call A HOW Add		: Word Driver	Sense Amp
	Sub Amp (C = Numi	per of Bus Line)		