## ■ MN102H460B

Туре	MN102H460B			
ROM (×8-bit)	External			
RAM (×8-bit)	4 K			
Package	LQFP128-P-1818C *Lead-free, TQFP128-P-1414B *Lead-free			
Minimum Instruction Execution Time	With main clock operated 50 ns (at 3.0 V to 3.6 V, 40 MHz) 100 ns (at 2.0 V to 3.6 V, 20 MHz)			
Interrupts	• RST pin • Watchdog • NMI pin • Timer counter 4 to 15 • Timer counter 16, 17, 21  • Timer counter 16 to 20 compare capture A • Timer counter 16 to 20 compare capture B  • Timer counter 21 capture A • Timer counter 21 capture B • Timer counter 21 capture D  • Timer counter 21 compare E • Timer counter 21 compare F • ATC ch.0 to 3 transfer finish  • External 0 to 7 • Serial ch.0 to 3 transmission • Serial ch.0 to 3 reception • KI pin (OR)  • A/D conversion finish			
Timer Counter	Timer counter 0: 8-bit × 1 (prescalers)  Clock source			
	Timer counter 1 : 8-bit × 1 (prescalers)  Clock source			
	Timer counter 2, 3:8-bit × 1 (UART baud rate generator)  Clock source1/2 of system clock frequency; external clock input; timer counter 0 output			
	Timer counter 4: 8-bit × 1 (timer output, A/D conversion start up)  Clock source			
	Timer counter 5, 9:8-bit × 1 (UART baud rate generator)  Clock source			
	Timer counter 6, 10, 11: 8-bit × 1 (timer output)  Clock source			
	Timer counter 7: 8-bit × 1 (timer output)  Clock source			
	Timer counter 8: 8-bit × 1 (timer output)  Clock source			
	Interrupt source			
	Timer counter 13 : 8-bit × 1 (timer output)  Clock source			
	Timer counter 14: 8-bit × 1 (timer output)  Clock source			


Timer Counte	r (Continue)	Timer	counter 15 : 8-bit × 1 (timer output)			
rimer Counte	(Sommue)	Clock source				
		output Interrupt sourceunderflow of timer counter 15				
		(timer output, event count, input capture, output compare, PWM output, 2-phase encorder input)  Clock source				
		Interrupt sourcecoincidence with compare capture A or at capture; coincidence with compare capture B or at capture; underflow of timer counter 16, 17				
		Timer counter 18, 19, 20: 16-bit × 1				
		(timer output, event count, input capture, output compare, PWM output, 2-phase encorder input)  Clock source				
		Interrupt source coincidence with compare capture A or at capture; coincidence with compare capture B or at capture; underflow of timer counter 18, 19, 20				
		Timer counter 21 : 24-bit × 1 (servo control)  Clock source				
		Interrupt sourcewhen capturing to capture A;				
			when capturing to capture B; when capturing to capture D;			
			when coinciding to compare E;			
			when coinciding to compare F			
Serial Interface		Serial 0, 1 : 8-bit × 1 (transfer direction of MSB / LSB selectable, transmission / reception of 7, 8-bit length)  Clock source				
		Serial 2, 3: 8-bit × 1 (transfer direction of MSB / LSB selectable, transmission / reception of 7, 8-bit length)  Clock source				
		UART $\times$ 4 (common use with serial 0 to 3)				
		$I^2C \times 2$ (common use with serial 1, 3; single master)				
I/O Pins	I/O		• Common use : 55 (use of full address, address data separate 16-bit mode) • Common use : 72 (use of address 16-bit, address data multiplex 16-bit mode)			
	Input	8	• Common use : 8			
A/D Inputs		10-bit >	10-bit × 12-ch. (maximum input is 16) (with S/H)			
PWM		16-bit × 5-ch. (timer counter 16 to 20)				
ICR		16-bit >	16-bit × 5-ch., 24-bit × 1-ch. (timer counter 16 to 21)			
OCR	16-bit × 5-ch., 24-bit × 1-ch. (timer counter 16 to 21)		× 5-ch., 24-bit × 1-ch. (timer counter 16 to 21)			
Notes		Address / data multiplex bus interface, address / data separate bus interface, 8-bit / 16-bit bus width selectable				

# Electrical Characteristics Supply current

Parameter	Symbol	Condition		Limit		
Faranielei	Symbol			typ	max	Unit
Operating cumply ourrant	IDDopr	VI = VDD or VSS, output open	50		A	
Operating supply current		f = 40  MHz , $VDD = 3.3  V$			30	mA
Cumply ourrent at CTOD	IDDS	Pin with pull-up resistor is open	50			
Supply current at STOP		all other input pins and Hi-Z state input/output		50		μΑ
Supply ourrent at HALT	IDDH	pins are simultaneously applied VDD or VSS level	25		A	
Supply current at HALT		f = 40  MHz, $VDD = 3.3  V$ , output open			23	mA

 $(Ta = -20^{\circ}C \text{ to } +70^{\circ}C \text{ , VDD} = AVDD = 3.3 \text{ V , VSS} = AVSS = 0 \text{ V})$ 

#### Pin Assignment



LQFP128-P-1818C \*Lead-free TQFP128-P-1414B \*Lead-free

### **Support Tool**

In-circuit Emulator	PX-ICE102H46-LQFP128-P-1818C	
	PX-ICE102H46-TQFP128-P-1414B	
	Minimum instruction execution time	57.1 ns (at 30 MHz)

### Request for your special attention and precautions in using the technical information and semiconductors described in this material

- (1) An export permit needs to be obtained from the competent authorities of the Japanese Government if any of the products or technologies described in this material and controlled under the "Foreign Exchange and Foreign Trade Law" is to be exported or taken out of Japan.
- (2) The technical information described in this material is limited to showing representative characteristics and applied circuits examples of the products. It neither warrants non-infringement of intellectual property right or any other rights owned by our company or a third party, nor grants any license.
- (3) We are not liable for the infringement of rights owned by a third party arising out of the use of the product or technologies as described in this material.
- (4) The products described in this material are intended to be used for standard applications or general electronic equipment (such as office equipment, communications equipment, measuring instruments and household appliances).
  - Consult our sales staff in advance for information on the following applications:
  - Special applications (such as for airplanes, aerospace, automobiles, traffic control equipment, combustion equipment, life support systems and safety devices) in which exceptional quality and reliability are required, or if the failure or malfunction of the products may directly jeopardize life or harm the human body.
  - Any applications other than the standard applications intended.
- (5) The products and product specifications described in this material are subject to change without notice for modification and/or improvement. At the final stage of your design, purchasing, or use of the products, therefore, ask for the most up-to-date Product Standards in advance to make sure that the latest specifications satisfy your requirements.
- (6) When designing your equipment, comply with the guaranteed values, in particular those of maximum rating, the range of operating power supply voltage, and heat radiation characteristics. Otherwise, we will not be liable for any defect which may arise later in your equipment.
  Even when the products are used within the guaranteed values, take into the consideration of incidence of break down and failure mode, possible to occur to semiconductor products. Measures on the systems such as redundant design, arresting the spread of fire or preventing glitch are recommended in order to prevent physical injury, fire, social damages, for example, by using the products.
- (7) When using products for which damp-proof packing is required, observe the conditions (including shelf life and amount of time let standing of unsealed items) agreed upon when specification sheets are individually exchanged.
- (8) This material may be not reprinted or reproduced whether wholly or partially, without the prior written permission of Matsushita Electric Industrial Co., Ltd.