

# MM54C905/MM74C905 12-Bit Successive Approximation Register

# **General Description**

The MM54C905/MM74C905 CMOS 12-bit successive approximation register contains all the digit control and storage necessary for successive approximation analog-to-digital conversion. Because of the unique capability of CMOS to switch to each supply rail without any offset voltage, it can also be used in digital systems as the control and storage element in repetitive routines.

#### **Features**

■ Wide supply voltage range

3.0V to 15V

Guaranteed noise margin

1.0V

High noise immunity


 $0.45~V_{CC}~typ$ 

Low power TTL compatibility

fan out of 2 driving 74L

- Provision for register extension or truncation
- Operates in START/STOP or continuous conversion mode
- Drive ladder switches directly. For 10 bits or less with 50k/100k R/2R ladder network

#### **Connection Diagram**



#### **Truth Table**

TIME	1	NPUTS			-			(	OUTPUT	s							
t <sub>n</sub>	D	s	Ē	D0	Q11	Q10	Ω9	Q8	Ω7	Ω6	Ω5	04	Q3	<b>Q</b> 2	Ω1	Ω0	CC
0	×	L	L	×	х	Х	Х	×	Х	х	х	Х	Х	Х	X	Х	X
1	D11	н	L	×	L	н	н	н	н	н	н	н	н	Н	н	н	н
2	D10	н	L	D11	D11	L	н	н	Н	н	н	н	н	н	н	н	н
3	D9	н	L	D10	D11	D10	L	н	н	н	Н	н	н	Н	н	н	н
4	D8	н	L	D9	D11	D10	D9	L	Н	н	н	н	н	н	н	н	н
5	D7	н	L	D8	D11	D10	D9	D8	L	н	н	н	н	н	Н	н	н
6	D6	н	L	D7	D11	D10	D9	D8	D7	L	н	н	н	н	Н	н	Н
7	D5	н	L	D6	D11	D10	D9	D8	D7	D6	L	н	Н	н	н	н	н
8	D4	н	L	D5	D11	D10	D9	D8	D7	D6	D5	L	Н	н	н	н	н
9	D3	н	L	D4	D11	D10	D9	D8	D7	D6	D5	D4	L	н	н	н	н
10	D2	н	L	D3	D11	D10	D9	D8	D7	D6	D5	D4	D3	L	н	н	н
11	D1	н	L	D2	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	L	н	н
12	D0	н	L	D1	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	L	н
13	×	н	L	D0	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0	L
14	×	×	L	×	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0	L
1.	×	X	н	×	Н	NC	NC	NC	NC	NC	NC_	NC	NC	NC	NC	NC	NC

- H = High level
- X = Don't care
- NC = No change

### **Absolute Maximum Ratings** (Note 1)

Voltage at Any Pin -0.3V to  $V_{CC} + 0.3$ V

Operating Temperature Range MM54C905

MM54C905 -55°C to +125°C MM74C905 -40°C to +85°C

Storage Temperature Range -65°C to +150°C

Package Dissipation 500 mW Operating V<sub>CC</sub> Range 3.0V to 15V

Absolute Maximum V<sub>CC</sub> 16V

Lead Temperature (Soldering, 10 seconds) 300°C

#### **DC Electrical Characteristics**

Min/max limits apply across temperature range unless otherwise noted.

	Parameter	Conditions	Min.	Тур.	Max.	Units
	CMOS to CMOS					
V <sub>IN(1)</sub>	Logical "1" Input Voltage	V <sub>CC</sub> = 5.0 V V <sub>CC</sub> = 10 V	3.5 8.0		- 4	V
V <sub>IN(0)</sub>	Logical "0" Input Voltage	V <sub>CC</sub> = 5.0 V V <sub>CC</sub> = 10 V			1.5 2.0	V
V <sub>OUT(1)</sub>	Logical "1" Output Voltage	$V_{CC} = 5.0 \text{ V}, I_{O} = -10 \mu\text{A}$ $V_{CC} = 10 \text{ V}, I_{O} = -10 \mu\text{A}$	4.5 9.0			V
V <sub>OUT(0)</sub>	Logical "0" Output Voltage	$V_{CC} = 5.0 \text{V}, I_{O} = 10 \mu\text{A}$ $V_{CC} = 10 \text{V}, I_{O} = 10 \mu\text{A}$			0.5 1.0	V V
I <sub>IN(1)</sub>	Logical "1" Input Current	$V_{CC} = 15V, V_{IN} = 15V$		0.005	1.0	μΑ
I <sub>IN(0)</sub>	Logical "0" Input Current	$V_{CC} = 15 V, V_{IN} = 0 V$	-1.0	-0.005		μА
Icc	Supply Current	V <sub>CC</sub> = 15 V		0.05	300	μΑ
	CMOS/LPTTL Interface		· · · · · · · · · · · · · · · · · · ·			
V <sub>IN(1)</sub>	Logical "1" Input Voltage MM54C905 MM74C905	V <sub>CC</sub> = 4.5 V V <sub>CC</sub> = 4.75 V	V <sub>CC</sub> - 1.5 V <sub>CC</sub> - 1.5			V
V <sub>IN(0)</sub>	Logical "0" Input Voltage MM54C905 MM74C905	V <sub>CC</sub> = 4.5 V V <sub>CC</sub> = 4.75 V			0.8 0.8	V
V <sub>OUT(1)</sub>	Logical "1" Output Voltage MM54C905 MM74C905	$V_{CC} = 4.5 \text{ V}, I_{O} = -360 \mu\text{A}$ $V_{CC} = 4.75 \text{ V}, I_{O} = -360 \mu\text{A}$	2.4 2.4			V
V <sub>OUT(0)</sub>	Logical "0" Output Voltage MM54C905 MM74C905	$V_{CC} = 4.5 \text{V}, I_{O} = 360 \mu\text{A}$ $V_{CC} = 4.75 \text{V}, I_{O} = 360 \mu\text{A}$			0.4 0.4	v
	Output Drive (See 54C/74C Fa	mily Characteristics Data Shee	t)			•
ISOURCE	Output Source Current (P-Channel)	V <sub>CC</sub> = 5.0V, V <sub>OUT</sub> = 0V T <sub>A</sub> = 25°C	- 1.75	-3.3		m.A
SOURCE	Output Source Current (P-Channel)	$V_{CC} = 10 \text{ V}, V_{OUT} = 0 \text{ V}$ $T_A = 25 ^{\circ}\text{C}$	-8.0	-15		m.A
Isink	Output Sink Current (N-Channel)	$V_{CC} = 5.0 \text{V}, V_{OUT} = V_{CC}$ $T_A = 25^{\circ}\text{C}$	1.75	3.6		m/
I <sub>SINK</sub>	Output Sink Current (N-Channel)	$V_{CC} = 10 \text{ V}, V_{OUT} = V_{CC}$ $T_A = 25^{\circ}\text{C}$ $V_{CC} = 10 \text{ V} \pm 5\%$	8.0	16		m.A
R <sub>SOURCE</sub>	Q11-Q0 Outputs	V <sub>OUT</sub> = V <sub>CC</sub> - 0.3 V T <sub>A</sub> = 25°C	150		350	Ω
R <sub>SINK</sub>		$V_{CC} = 10 V \pm 5\%$ $V_{OUT} = 0.3 V$ $T_A = 25^{\circ}C$	80		230	Ω

# AC Electrical Characteristics $T_A = 25^{\circ}C$ , $C_L = 50 \, pF$ , unless otherwise specified.


	Parameter	Conditions	Min.	Тур.	Max.	Units
t <sub>pd</sub>	Propagation Delay Time from Clock Input to Outputs (Q0-Q11) (t <sub>pd(Q)</sub> )	V <sub>CC</sub> = 5.0 V V <sub>CC</sub> = 10 V		200 80	350 150	ns ns
t <sub>pd</sub>	Propagation Delay Time from Clock Input to $D_O(t_{pd(D_0)})$	V <sub>CC</sub> = 5.0 V V <sub>CC</sub> = 10 V		180 70	325 125	ns ns
t <sub>pd</sub>	Propagation Delay Time from Register Enable (E) to Output (Q11) (t <sub>pd(E)</sub> )	V <sub>CC</sub> = 5.0 V V <sub>CC</sub> = 10 V		190 75	350 150	ns ns
t <sub>pd</sub>	Propagation Delay Time from Clock to CC (t <sub>pd(CC)</sub> )	V <sub>CC</sub> = 5.0V V <sub>CC</sub> = 10V		190 75	350 0.50	ns ns
ts	Data Input Set-Up Time	V <sub>CC</sub> = 5.0 V V <sub>CC</sub> = 10 V	80 30			ns ns
ts	Start Input Set-Up Time	V <sub>CC</sub> = 5.0 V V <sub>CC</sub> = 10 V	80 30			ns ns
t <sub>W</sub>	Minimum Clock Pulse Width	V <sub>CC</sub> = 5.0 V V <sub>CC</sub> = 10 V	250 100	125 50		ns ns
t <sub>r</sub> , t <sub>f</sub>	Maximum Clock Rise and Fall Time	V <sub>CC</sub> = 5.0 V V <sub>CC</sub> = 10 V			15 5.0	μS μS
f <sub>MAX</sub>	Maximum Clock Frequency	V <sub>CC</sub> = 5.0 V V <sub>CC</sub> = 10 V	2.0 5.0	4.0 10		MHz MHz
C <sub>CK</sub>	Clock Input Capacitance	Clock Input (Note 2)		10		pF
CIN	Input Capacitance	Any other Input (Note 2)		5		pF
C <sub>PD</sub>	Power Dissipation Capacitance	(Note 3)		100		pF


Note 1: "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. Except for "Operating Temperature Range" they are not meant to imply that the devices should be operated at these limits. The table of "Electrical Characteristics" provides conditions for actual device operation.

Note 2: Capacitance is guaranteed by periodic testing.

Note 3: C<sub>PD</sub> determines the no load ac power consumption of any CMOS device. For complete explanation see 54C/74C Family Characteristics application note — AN-90.

# **Typical Performance Characteristics**







TA - AMBIENT TEMPERATURE (°C)

• These points are guaranteed by automatic testing.

# **Timing Diagram**



# **Switching Time Waveforms**



#### USER NOTES FOR A/D CONVERSION

The register can be used with either current switches that require a low voltage level to turn the switch ON or current switches that require a high voltage level to turn the switch ON. If current switches are used which turn ON with a low logic level, the resulting digit output from the register is active low. That is, a logic "1" is represented as a low voltage level. If current switches are used which turn ON with a high logic level, the resulting digit output is active high. A logic "1" is represented as a high voltage level.

For a maximum error of  $\pm 1/2$  LSB, the comparator must be biased. If current switches that require a high voltage level to turn ON are used, the comparator should be biased  $\pm 1/2$  LSB and if the current switches require a low logic level to turn ON, then the comparator must be biased  $\pm 1/2$  LSB.

The register can be used to perform 2's complement conversion by offsetting the comparator one half full

range +1/2 LSB and using the complement of the MSB Q11 as the sign bit.


If the register is truncated and operated in the continuous conversion mode, a lock-up condition may occur on power-ON. This situation can be overcome by making the START input the "OR" function of CC and the appropriate register output.

The register, by suitable selection of register ladder network, can be used to perform either binary or BCD conversion.


The register outputs can drive the 10 bits or less with 50k/100k R/2R ladder network directly for  $V_{CC}=10V$  or higher. In order to drive the 12-bit 50k/100k ladder network and have the  $\pm 1/2$  LSB resolution, the MM54C902/MM74C902 or MM54C904/MM74C904 is used as buffers, three buffers for MSB (Q11), two buffers for Q10, and one buffer for Q9.

### **Typical Applications**

12-Bit Successive Approximation A-to-D Converter Operating in Continuous 8-Bit Truncated Mode



12-Bit Successive Approximation A-to-D Converter, Operating in Continuous Mode, Drives the 50k/100k Ladder Network Directly



#### **Definition of Terms**

CP: Register clock input.

 $\overline{\text{CC}}$ : Conversion complete—this output remains at  $V_{\text{OUT}(1)}$  during a conversion and goes to  $V_{\text{OUT}(0)}$  when conversion is complete.

D: Serial *data* input—connected to comparator output in A-to-D applications.

 $\overline{E}$ : Register enable—this input is used to expand the length of the register. When  $\overline{E}$  is at  $V_{IN(1)}$  Q11 is forced to  $V_{OUT(1)}$  and inhibits conversion. When not used for expansion  $\overline{E}$  must be connected to  $V_{IN(0)}$  (GND).

Q11: True register MSB output.

Q11: Complement of register MSB output.

Qi (i = 0 to 11): Register outputs.

 $\overline{S}$ : Start input—holding start input at  $V_{IN(0)}$  for at least one clock period will initiate a conversion by setting MSB (Q11) at  $V_{OUT(0)}$  and all other output (Q10–Q0) at  $V_{OUT(1)}$ . If set-up time requirements are met, a conversion may be initiated by holding start input at  $V_{IN(0)}$  for less than one clock period.

DO: Serial data output-D input delayed by one clock period.