

# MM54C165/MM74C165 Parallel-Load 8-bit Shift Register

#### **General Description**

The MM54C165/MM74C165 is an 8-bit serial shift register which shifts data from  $\mathbf{Q}_{A}$  to  $\mathbf{Q}_{H}$  when clocked. Parallel inputs to each stage are enabled by a low level at the shift/load input. Also included is a gated clock input and a complementary output from the eighth bit.

Clocking is accomplished through a 2-input NOR-gate permitting one input to be used as a clock-inhibit function. Holding either of the clock inputs high inhibits clocking, and holding either clock input low with the shift/load high enables the other clock input. Data transfer occurs on the positive edge of the clock. The clock inhibit input should be changed to a high level only while the clock input is high. Parallel loading is inhibited as long as the shift/load input is high. When taken low, data at the parallel inputs is loaded directly into the register independent of the state of the clock.

#### **Features**

Wide supply voltage range

3.0 V to 15 V

Guaranteed noise margin

1.0 V

■ High noise immunity


0.45 V<sub>CC</sub> (typ.)

■ Low power TTL compatibility


fan out of 2 driving 74L

- Direct overriding load
- Gated clock inputs
- Fully static operation

#### **Connection Diagram**



### **Block Diagrams**



### **Absolute Maximum Ratings** (Note 1)

Voltage at Any Pin **Operating Temperature Range** 

MM54C165

Storage Temperature Range Absolute Maximum V<sub>CC</sub>

MM74C165

Package Dissipation Operating V<sub>CC</sub> Range Lead Temperature (Soldering, 10 sec.) -0.3 V to  $V_{CC} + 0.3$  V

-55°C to +125°C

-40°C to +85°C -65°C to +150°C

> 18 V 500 mW

3 V to 15 V

300°C

### DC Electrical Characteristics Max./min. limits apply across temperature range, unless otherwise noted.

	Parameter Parameter	Conditions	Min.	Тур.	Max.	Units
	CMOS to CMOS		•			
V <sub>IN(1)</sub>	Logical "1" Input Voltage	V <sub>CC</sub> = 5.0 V V <sub>CC</sub> = 10 V	3.5 8.0			V
V <sub>IN(0)</sub>	Logical "0" Input Voltage	V <sub>CC</sub> = 5.0 V V <sub>CC</sub> = 10 V		542	1.5 2.0	V
V <sub>OUT(1)</sub>	Logical "1" Output Voltage	$V_{CC} = 5.0 \text{ V}, I_{O} = -10 \mu\text{A}$ $V_{CC} = 10 \text{ V}, I_{O} = -10 \mu\text{A}$	4.5 9.0			V
V <sub>OUT(0)</sub>	Logical "0" Output Voltage	$V_{CC} = 5.0 \text{ V}, I_{O} = +10 \mu \text{A}$ $V_{CC} = 10 \text{ V}, I_{O} = +10 \mu \text{A}$			0.5 1.0	V
I <sub>IN(1)</sub>	Logical "1" Input Current	$V_{CC} = 15 \text{ V}, \ V_{IN} = 15 \text{ V}$		0.005	1.0	μΑ
I <sub>IN(0)</sub>	Logical "0" Input Current	$V_{CC} = 15 V, V_{IN} = 0 V$	-1.0	-0.005		μΑ
lcc	Supply Current	V <sub>CC</sub> = 15 V		0.05	300	μА
	CMOS to LPTTL Interface					
V <sub>IN(1)</sub>	Logical "1" Input Voltage	54C V <sub>CC</sub> = 4.5 V 74C V <sub>CC</sub> = 4.75 V	V <sub>CC</sub> - 1.5 V <sub>CC</sub> - 1.5			V
V <sub>IN(0)</sub>	Logical "0" Input Voltage	54C V <sub>CC</sub> = 4.5 V 74C V <sub>CC</sub> = 4.75 V			0.8 0.8	V V
V <sub>OUT(1)</sub>	Logical "1" Output Voltage	54C $V_{CC} = 4.5 \text{ V}, I_{O} = -360 \mu\text{A}$ 74C $V_{CC} = 4.75 \text{ V}, I_{O} = -360 \mu\text{A}$	2.4 2.4			v v
V <sub>OUT(O)</sub>	Logical "0" Output Voltage	54C $V_{CC} = 4.5 \text{ V}, I_{O} = 360 \mu\text{A}$ 74C $V_{CC} = 4.75 \text{ V}, I_{O} = 360 \mu\text{A}$			0.4 0.4	V V
-	Output Drive (See 54C/74C F	amily Characteristics Data Sheet) (Sh	ort Circuit Cu	rrent)		0
SOURCE	Output Source Current (P-Channel)	V <sub>CC</sub> = 5.0 V T <sub>A</sub> = 25°C, V <sub>OUT</sub> = 0 V	-1.75	-3.3		mA
SOURCE	Output Source Current (P-Channel)	V <sub>CC</sub> = 10 V T <sub>A</sub> = 25°C, V <sub>OUT</sub> = 0 V	-8.0	-15		mA
I <sub>SINK</sub>	Output Sink Current (N-Channel)	$V_{CC} = 5.0 \text{ V}$ $T_A = 25^{\circ}\text{C}, V_{OUT} = V_{CC}$	1.75	3.6		mA
I <sub>SINK</sub>	Output Sink Current (N-Channel)	$V_{CC} = 10 \text{ V}$ $T_A = 25^{\circ}\text{C}, V_{OUT} = V_{CC}$	8.0	16		mA

# AC Electrical Characteristics $T_A = 25$ °C, $C_L = 50$ pF, unless otherwise noted.


	Parameter	Conditions	Conditions Min.		Max.	Units
t <sub>pd0</sub> , t <sub>pd1</sub>	Propagation Delay Time to a Logical "0" o Logical "1" from Clock or Load to Q or Q	$V_{CC} = 5.0 \text{ V}$ $V_{CC} = 10 \text{ V}$		200 80	400 200	ns ns
t <sub>pd0</sub> , t <sub>pd1</sub>	Propagation Delay Time to a Logical "0" o Logical "1" from H to Q or Q	$V_{CC} = 5.0 V$ $V_{CC} = 10 V$		200 80	400 200	ns ns
ts	Clock Inhibit Set-up Time	$V_{CC} = 5.0 \text{ V}$ $V_{CC} = 10 \text{ V}$	150 60	75 30	0	ns ns
ts	Serial Input Set-up Time	$V_{CC} = 5.0 \text{ V}$ $V_{CC} = 10 \text{ V}$	50 30	25 15		ns ns
t <sub>H</sub>	Serial Input Hold Time	$V_{CC} = 5.0 \text{ V}$ $V_{CC} = 10 \text{ V}$	50 30	0		ns ns
ts	Parallel Input Set-up Time	$V_{CC} = 5.0 \text{ V}$ $V_{CC} = 10 \text{ V}$	150 60	75 30		ns ns
t <sub>H</sub>	Parallel Input Hold Time	V <sub>CC</sub> = 5.0 V V <sub>CC</sub> = 10 V	50 30	0		ns ns
t <sub>W</sub>	Minimum Clock Pulse Width	$V_{CC} = 5.0 \text{ V}$ $V_{CC} = 10 \text{ V}$		70 30	200 100	ns ns
t <sub>W</sub>	Minimum Load Pulse Width	$V_{CC} = 5.0 \text{ V}$ $V_{CC} = 10 \text{ V}$		85 30	180 90	ns ns
f <sub>MAX</sub>	Maximum Clock Frequency	V <sub>CC</sub> = 5.0 V V <sub>CC</sub> = 10 V	2.5 5.0	6.0 12		MHz MHz
t <sub>r</sub> , t <sub>f</sub>	Maximum Clock Rise and Fall Time	V <sub>CC</sub> = 5.0 V V <sub>CC</sub> = 10 V	10 5.0			μs μs
CIN	Input Capacitance	(Note 2)		5.0		pF
C <sub>PD</sub>	Power Dissipation Capacitance	(Note 3)		65		pF

Note 1: "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. Except for "Operating Temperature Range" they are not meant to imply that the devices should be operated at these limits. The table of "Electrical Characteristics" provides conditions for actual device operation.

Note 2: Capacitance is guaranteed by periodic testing.

Note 3: C<sub>PD</sub> determines the no load AC power consumption of any CMOS device. For complete explanation see 54C/74C Family Characteristics application note AN-90.

## **Switching Time Waveforms**




#### **Truth Table**

	INPUTS					RNAL		
SHIFT/	CLOCK	CLOCK	SERIAL	PARALLEL	OUTPUTS		OUTPUT	
LOAD	INHIBIT	CLOCK	SERIAL	AH	Q <sub>A</sub>	QB	Q <sub>H</sub>	
L	х	×	×	ah	a	ь	h	
н	L	L	×	×	O <sub>AO</sub>	Q <sub>BO</sub>	Q <sub>HO</sub>	
н	L	1	н	×	н	QAn	$Q_{Gn}$	
н	L	1	L	×	L	QAn	$a_{Gn}$	
н	н	1	×	×	O <sub>AO</sub>	Q8¢	Q <sub>H0</sub>	

H = VIN(1). L = VIN(0)

# **Logic Waveforms**



X = irrelevant

<sup>1 =</sup> transition from VIN(0) to VIN(1)

a . . . h = the level at data inputs A thru H

 $<sup>\</sup>Delta Q_0$ ,  $Q_0$ ,  $Q_0$  = the level of  $Q_\Delta$ ,  $Q_0$  or  $Q_1$ , before the indicated input conditions were established  $Q_{A_1}$ ,  $Q_{G_1}$  = the level of  $Q_\Delta$  or  $Q_0$  before the most recent 1 transition of the clock