

MOSTEK®

Z80 CENTRAL PROCESSING UNIT

Processed to MIL-STD 883, Method 5004, Class B

MKB3880(P)-80/84

FEATURES

- Screened per MIL-STD-883, Method 5004 Class B
- -55°C to 125°C temperature range
- Two speeds
 - 2.5 MHz MKB3880(P)-80
 - 4.0 MHz MKB3880(P)-84

DESCRIPTION

The Mostek Z80 family of components is a significant advancement in the state-of-art of microcomputers. These components can be configured with any type of standard semiconductor memory to generate computer systems with an extremely wide range of capabilities. For example, as few as two LSI circuits and three standard TTL MSI packages can be combined to form a simple controller. With additional memory and I/O devices, a computer can be constructed with capabilities that only a minicomputer could deliver previously. This wide range of computational power allows standard modules to be constructed by a user that can satisfy the requirements of an extremely wide range of applications.


The CPU is the heart of the system. Its function is to obtain instructions from the memory and perform the desired operations. The memory is used to contain instructions and, in most cases, data that is to be processed. For example, a

- Single 5-Volt supply and single-phase clock required
- Z80 CPU and Z80 A CPU
- Software compatible with 8080A CPU
- Complete development and OEM system product support
- Industrial MKI version available (-40°C to 85°C)

typical instruction sequence may be to read data from a specific peripheral device, store it in a location in memory, check the parity, and write it out to another peripheral device. Note that the Mostek component set includes the CPU and various general purpose I/O device controllers, as well as a wide range of memory devices. Thus, all required components can be connected together in a very simple manner with virtually no other external logic. The user's effort then becomes primarily one of the software development. That is, the user can concentrate on describing his problem and translating it into a series of instructions that can be loaded into the microcomputer memory. Mostek is dedicated to making this step of software generation as simple as possible. A good example of this is our assembly language in which a simple mnemonic is used to represent every instruction that the CPU can perform. This language is self-documenting in such a way that from the mnemonic the user can understand exactly what the instruction is doing without constantly checking back to a complex cross listing.


Z80-CPU BLOCK DIAGRAM

Figure 1



Z80 PIN CONFIGURATION

Figure 2



ELECTRICAL SPECIFICATIONS

ABSOLUTE MAXIMUM RATINGS*

Temperature Under Bias	-55°C to +125°C
Storage Temperature	-65°C to +150°C
Voltage on Any Pin with Respect to Ground	-0.3V to +7V
Power Dissipation	1.5W

*Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other condition above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

DC CHARACTERISTICS

($T_A = -55^\circ\text{C}$ to 125°C , $V_{CC} = 5\text{ V} \pm 5\%$ unless otherwise specified)

SYM	PARAMETER	MIN	TYP	MAX	UNIT	TEST CONDITION
V_{ILC}	Clock Input Low Voltage	-0.3		0.8	V	
V_{IHC}	Clock Input High Voltage	$V_{CC}-6$		$V_{CC}+.3$	V	
V_{IL}	Input Low Voltage	-0.3		0.8	V	
V_{IH}	Input High Voltage All inputs except NMI	2.4		V_{CC}	V	
$V_{IH(NMI)}$	Input High Voltage (NMI)	2.7		V_{CC}	V	
V_{OL}	Output Low Voltage			0.4	V	$I_{OL} = 1.8\text{mA}$
V_{OH}	Output High Voltage	2.4			V	$I_{OH} = -250\text{ }\mu\text{A}$
I_{CC}	Power Supply Current			200	mA	
I_{LI}	Input Leakage Current			10	μA	$V_{IN} = 0$ to V_{CC}
I_{LOH}	Tri-State Output Leakage Current in Float			10	μA	$V_{OUT} = 2.4$ to V_{CC}
I_{LOL}	Tri-State Output Leakage Current in Float			-10	μA	$V_{OUT} = 0.4\text{V}$
I_{LD}	Data Bus Leakage Current In Input Mode			± 10	μA	$0 < V_{IN} < V_{CC}$

CAPACITANCE

$T_A = 25^\circ\text{C}$, $f = 1\text{ MHz}$

SYM	PARAMETER	MAX	UNIT	TEST CONDITIONS
C_Φ	Clock Capacitance	35	pF	Unmeasured Pins Returned to Ground
C_{IN}	Input Capacitance	5	pF	
C_{OUT}	Output Capacitance	10	pF	

AC CHARACTERISTICS

MKB3880(P)-80 Z80-CPU

(T_A = -55°C to 125°C, V_{CC} = +5V, ±5%, Unless Otherwise Noted)

SIGNAL	SYM	PARAMETER	MIN	MAX	UNIT	TEST CONDITION
Φ	t _c	Clock Period	.4	[12]	μsec	
	t _{w(ΦH)}	Clock Pulse Width, Clock High	180	(D)	nsec	
	t _{w(ΦL)}	Clock Pulse Width, Clock Low	180	2000	nsec	
	t _{r,f}	Clock Rise and Fall Time		30	nsec	
A ₀₋₁₅	t _{D(AD)}	Address Output Delay		145	nsec	C _L = 50pF Except T3-M1
	t _{F(AD)}	Delay to Float		110	nsec	
	t _{acm}	Address Stable Prior to $\overline{\text{MREQ}}$ (Memory Cycle)	[1]		nsec	
	t _{aci}	Address Stable Prior to $\overline{\text{IORQ}}$, $\overline{\text{RD}}$ or $\overline{\text{WR}}$ (I/O Cycle)	[2]		nsec	
	t _{ca}	Address Stable From $\overline{\text{RD}}$, $\overline{\text{WR}}$, $\overline{\text{IORQ}}$ or $\overline{\text{MREQ}}$	[3]		nsec	
	t _{caf}	Address Stable From $\overline{\text{RD}}$ or $\overline{\text{WR}}$ During Float	[4]		nsec	
D ₀₋₇	t _{D(D)}	Data Output Delay		250	nsec	C _L = 50pF
	t _{F(D)}	Delay to Float During Write Cycle		90	nsec	
	t _{SΦ(D)}	Data Setup Time to Rising Edge of Clock During M1 Cycle	50		nsec	
	t _{SΦ(D)}	Data Setup Time to Falling Edge at Clock During M2 to M5	60		nsec	
	t _{dcm}	Data Stable Prior to $\overline{\text{WR}}$ (Memory Cycle)	[5]		nsec	
	t _{dci}	Data Stable Prior to $\overline{\text{WR}}$ (I/O Cycle)	[6]		nsec	
	t _{cdf}	Data Stable From $\overline{\text{WR}}$	[7]		nsec	
	t _H	Input Hold Time	0		nsec	
$\overline{\text{MREQ}}$	t _{DLΦ(MR)}	$\overline{\text{MREQ}}$ Delay From Falling Edge of Clock, $\overline{\text{MREQ}}$ Low		100	nsec	C _L = 50pF
	t _{DHΦ(MR)}	$\overline{\text{MREQ}}$ Delay From Rising Edge of Clock, $\overline{\text{MREQ}}$ High		100	nsec	
	t _{DHΦ(MR)}	$\overline{\text{MREQ}}$ Delay From Falling Edge of Clock, $\overline{\text{MREQ}}$ High		100	nsec	
	t _{w(MRL)}	Pulse Width, $\overline{\text{MREQ}}$ Low	[8]		nsec	
	t _{w(MRH)}	Pulse Width, $\overline{\text{MREQ}}$ High	[9]		nsec	
$\overline{\text{IORQ}}$	t _{DLΦ(IR)}	$\overline{\text{IORQ}}$ Delay From Rising Edge of Clock, $\overline{\text{IORQ}}$ Low		90	nsec	C _L = 50pF
	t _{DLΦ(IR)}	$\overline{\text{IORQ}}$ Delay From Falling Edge of Clock, $\overline{\text{IORQ}}$ Low		110	nsec	
	t _{DHΦ(IR)}	$\overline{\text{IORQ}}$ Delay From Rising Edge of Clock, $\overline{\text{IORQ}}$ High		100	nsec	
	t _{DHΦ(IR)}	$\overline{\text{IORQ}}$ Delay From Falling Edge of Clock, $\overline{\text{IORQ}}$ High		110	nsec	
$\overline{\text{RD}}$	t _{DLΦ(RD)}	$\overline{\text{RD}}$ Delay From Rising Edge of Clock, $\overline{\text{RD}}$ Low		100	nsec	C _L = 50pF
	t _{DLΦ(RD)}	$\overline{\text{RD}}$ Delay From Falling Edge of Clock, $\overline{\text{RD}}$ Low		130	nsec	
	t _{DHΦ(RD)}	$\overline{\text{RD}}$ Delay From Rising Edge of Clock, $\overline{\text{RD}}$ High		100	nsec	
	t _{DHΦ(RD)}	$\overline{\text{RD}}$ Delay From Falling Edge of Clock, $\overline{\text{RD}}$ High		110	nsec	

AC CHARACTERISTICS (Cont.)

SIGNAL	SYM	PARAMETER	MIN	MAX	UNIT	TEST CONDITION
$\overline{WR}$	$t_{DL4(WR)}$	$\overline{WR}$ Delay From Rising Edge of Clock, $\overline{WR}$ Low		80	nsec	$C_L = 50pF$
	$t_{DL\Phi(WR)}$	$\overline{WR}$ Delay From Falling Edge of Clock, $\overline{WR}$ Low		90	nsec	
	$t_{DH\Phi(WR)}$	$\overline{WR}$ Delay From Falling Edge of Clock, $\overline{WR}$ High		100	nsec	
	$t_{w(WRL)}$	Pulse Width, $\overline{WR}$ Low	[10]		nsec	
$\overline{M1}$	$t_{DL(M1)}$	$\overline{M1}$ Delay From Rising Edge of Clock, $\overline{M1}$ Low		130	nsec	$C_L = 50pF$
	$t_{DH(M1)}$	$\overline{M1}$ Delay From Rising Edge of Clock, $\overline{M1}$ High		130	nsec	
$\overline{RFSH}$	$t_{DL(RF)}$	$\overline{RFSH}$ Delay From Rising Edge of Clock, $\overline{RFSH}$ Low		180	nsec	$C_L = 30pF$
	$t_{DH(RF)}$	$\overline{RFSH}$ Delay From Rising Edge of Clock, $\overline{RFSH}$ High		150	nsec	
$\overline{WAIT}$	$t_{S(WT)}$	$\overline{WAIT}$ Setup Time to Falling Edge of Clock	70		nsec	
$\overline{HALT}$	$t_{D(HT)}$	$\overline{HALT}$ Delay Time From Falling Edge of Clock		300	nsec	$C_L = 50pF$
$\overline{INT}$	$t_{S(IT)}$	$\overline{INT}$ Setup Time to Rising Edge of Clock	80		nsec	
$\overline{NMI}$	$t_{w(NML)}$	Pulse Width, $\overline{NMI}$ Low	80		nsec	
$\overline{BUSRQ}$	$t_{S(BQ)}$	$\overline{BUSRQ}$ Setup Time to Rising Edge of Clock	80		nsec	
$\overline{BUSAk}$	$t_{DL(BA)}$	$\overline{BUSAk}$ Delay From Rising Edge of Clock, $\overline{BUSAk}$ Low		120	nsec	$C_L = 50pF$
	$t_{DH(BA)}$	$\overline{BUSAk}$ Delay From Falling Edge of Clock, $\overline{BUSAk}$ High		110	nsec	
$\overline{RESET}$	$t_{S(RS)}$	$\overline{RESET}$ Setup Time to Rising Edge of Clock	90		nsec	
	$t_{F(C)}$	Delay to/from Float ($\overline{MREQ}$, $\overline{IORQ}$, $\overline{RD}$ and $\overline{WR}$)		100	nsec	
	t_{mr}	$\overline{M1}$ Stable Prior to $\overline{IORQ}$ (Interrupt Ack.)	[11]		nsec	

NOTES

1. Data should be enabled onto the CPU data bus when $\overline{RD}$ is active. During interrupt acknowledge data should be enabled when $\overline{M1}$ and $\overline{IORQ}$ are both active.
2. The $\overline{RESET}$ signal must be active for a minimum of 3 clock cycles.
3. Output Delay vs. Load Capacitance
 $T_A = 125^\circ C$ $V_{CC} = 5V \pm 5\%$
 Add 10 nsec delay for each 50pF increase in load up to a maximum of 200pF for the data bus and 100pF for address and control lines.
4. Although static by design, testing guarantees $t_w(\Phi H)$ of 200 μsec maximum.

- [1] $t_{acm} = t_w(\Phi H) + t_f - 75$
- [2] $t_{aci} = t_c - 80$
- [3] $t_{ca} = t_w(\Phi L) + t_r - 40$
- [4] $t_{caf} = t_w(\Phi L) + t_r - 60$
- [5] $t_{dcm} = t_c - 210$
- [6] $t_{dci} = t_w(\Phi L) + t_r - 210$
- [7] $t_{cdf} = t_w(\Phi L) + t_r - 80$
- [8] $t_w(MRL) = t_c - 40$

$$[9] \quad t_w(MRH) = t_w(\Phi H) + t_f - 70$$


$$[10] \quad t_w(WR) = t_c - 40$$

$$[11] \quad t_{mr} = 2t_c + t_w(\Phi H) + t_f - 80$$

$$[12] \quad t_c = t_w(\Phi H) + t_w(\Phi L) + t_r + t_f$$

LOAD CIRCUIT FOR OUTPUT

Figure 3



AC CHARACTERISTICS
MKB3880(P)-84 Z80A-CPU

($T_A = -55^\circ\text{C}$ to 125°C , $V_{CC} = +5\text{V}$, $\pm 5\%$, Unless Otherwise Noted)

SIGNAL	SYM	PARAMETER	MIN	MAX	UNIT	TEST CONDITION
Φ	t_c	Clock Period	.25	[12]	μsec	
	$t_{w(\Phi H)}$	Clock Pulse Width, Clock High	110	(D)	nsec	
	$t_{w(\Phi L)}$	Clock Pulse Width, Clock Low	110	2000	nsec	
	$t_{r,f}$	Clock Rise and Fall Time		30	nsec	
A_{0-15}	$t_{D(AD)}$	Address Output Delay		110	nsec	
	$t_{F(AD)}$	Delay to Float		90	nsec	
	t_{acm}	Address Stable Prior to $\overline{MREQ}$ (Memory Cycle)	[1]		nsec	$C_L = 50\text{pF}$
	t_{aci}	Address Stable Prior to $\overline{IORQ}$, $\overline{RD}$ or $\overline{WR}$ (I/O Cycle)	[2]		nsec	
	t_{ca}	Address Stable From $\overline{RD}$, $\overline{WR}$, $\overline{IORQ}$ or $\overline{MREQ}$	[3]		nsec	Except T3-M1
	t_{caf}	Address Stable From $\overline{RD}$ or $\overline{WR}$ During Float	[4]		nsec	
D_{0-7}	$t_{D(D)}$	Data Output Delay		170	nsec	
	$t_{F(D)}$	Delay to Float During Write Cycle		90	nsec	
	$t_{S\Phi(D)}$	Data Setup Time to Rising Edge of Clock During M1 Cycle	50		nsec	
	$t_{S\overline{\Phi}(D)}$	Data Setup Time to Falling Edge at Clock During M2 to M5	60		nsec	$C_L = 50\text{pF}$
	t_{dcn}	Data Stable Prior to $\overline{WR}$ (Memory Cycle)	[5]		nsec	
	t_{dci}	Data Stable Prior to $\overline{WR}$ (I/O Cycle)	[6]		nsec	
	t_{cdf}	Data Stable From $\overline{WR}$	[7]		nsec	
	t_H	Input Hold Time	0		nsec	
$\overline{MREQ}$	$t_{DL\Phi(MR)}$	$\overline{MREQ}$ Delay From Falling Edge of Clock, $\overline{MREQ}$ Low	20	85	nsec	
	$t_{DH\Phi(MR)}$	$\overline{MREQ}$ Delay From Rising Edge of Clock, $\overline{MREQ}$ High		85	nsec	
	$t_{DH\overline{\Phi}(MR)}$	$\overline{MREQ}$ Delay From Falling Edge of Clock, $\overline{MREQ}$ High		85	nsec	$C_L = 50\text{pF}$
	$t_{w(MRL)}$	Pulse Width, $\overline{MREQ}$ Low	[8]		nsec	
	$t_{w(MRH)}$	Pulse Width, $\overline{MREQ}$ High	[9]		nsec	
$\overline{IORQ}$	$t_{DL\Phi(IR)}$	$\overline{IORQ}$ Delay From Rising Edge of Clock, $\overline{IORQ}$ Low		75	nsec	
	$t_{DL\overline{\Phi}(IR)}$	$\overline{IORQ}$ Delay From Falling Edge of Clock, $\overline{IORQ}$ Low		85	nsec	$C_L = 50\text{pF}$
	$t_{DH\Phi(IR)}$	$\overline{IORQ}$ Delay From Rising Edge of Clock, $\overline{IORQ}$ High		85	nsec	
	$t_{DH\overline{\Phi}(IR)}$	$\overline{IORQ}$ Delay From Falling Edge of Clock, $\overline{IORQ}$ High		85	nsec	
$\overline{RD}$	$t_{DL\Phi(RD)}$	$\overline{RD}$ Delay From Rising Edge of Clock, $\overline{RD}$ Low		85	nsec	
	$t_{DL\overline{\Phi}(RD)}$	$\overline{RD}$ Delay From Falling Edge of Clock, $\overline{RD}$ Low		95	nsec	$C_L = 50\text{pF}$
	$t_{DH\Phi(RD)}$	$\overline{RD}$ Delay From Rising Edge of Clock, $\overline{RD}$ High		85	nsec	
	$t_{DH\overline{\Phi}(RD)}$	$\overline{RD}$ Delay From Falling Edge of Clock, $\overline{RD}$ High		85	nsec	

AC CHARACTERISTICS (Cont.)

SIGNAL	SYM	PARAMETER	MIN	MAX	UNIT	TEST CONDITION
$\overline{WR}$	$t_{DL(\overline{WR})}$	$\overline{WR}$ Delay From Rising Edge of Clock, $\overline{WR}$ Low		65	nsec	$C_L = 50\text{pF}$
	$t_{DL\overline{\Phi}(\overline{WR})}$	$\overline{WR}$ Delay From Falling Edge of Clock, $\overline{WR}$ Low		80	nsec	
	$t_{DH\Phi(\overline{WR})}$	$\overline{WR}$ Delay From Falling Edge of Clock, $\overline{WR}$ High		80	nsec	
	$t_w(\overline{WRL})$	Pulse Width, $\overline{WR}$ Low	[10]		nsec	
$\overline{M1}$	$t_{DL(M1)}$	$\overline{M1}$ Delay From Rising Edge of Clock, $\overline{M1}$ Low		100	nsec	$C_L = 50\text{pF}$
	$t_{DH(M1)}$	$\overline{M1}$ Delay From Rising Edge of Clock, $\overline{M1}$ High		100	nsec	
$\overline{RFSH}$	$t_{DL(RF)}$	$\overline{RFSH}$ Delay From Rising Edge of Clock, $\overline{RFSH}$ Low		130	nsec	$C_L = 50\text{pF}$
	$t_{DH(RF)}$	$\overline{RFSH}$ Delay From Rising Edge of Clock, $\overline{RFSH}$ High		120	nsec	
$\overline{WAIT}$	$t_{S(WT)}$	$\overline{WAIT}$ Setup Time to Falling Edge of Clock	70		nsec	
$\overline{HALT}$	$t_{D(HT)}$	$\overline{HALT}$ Delay Time From Falling Edge of Clock		300	nsec	$C_L = 50\text{pF}$
$\overline{INT}$	$t_{S(IT)}$	$\overline{INT}$ Setup Time to Rising Edge of Clock	80		nsec	
$\overline{NMI}$	$t_w(\overline{NML})$	Pulse Width, $\overline{NMI}$ Low	80		nsec	
$\overline{BUSRQ}$	$t_{S(BQ)}$	$\overline{BUSRQ}$ Setup Time to Rising Edge of Clock	50		nsec	
$\overline{BUSAK}$	$t_{DL(BA)}$	$\overline{BUSAK}$ Delay From Rising Edge of Clock, $\overline{BUSAK}$ Low		100	nsec	$C_L = 50\text{pF}$
	$t_{DH(BA)}$	$\overline{BUSAK}$ Delay From Falling Edge of Clock, $\overline{BUSAK}$ High		100	nsec	
$\overline{RESET}$	$t_{S(RS)}$	$\overline{RESET}$ Setup Time to Rising Edge of Clock	60		nsec	
	$t_{F(C)}$	Delay to/From Float ($\overline{MREQ}$, $\overline{IORQ}$, $\overline{RD}$ and $\overline{WR}$)		80	nsec	
	t_{mr}	$\overline{M1}$ Stable Prior to $\overline{IORQ}$ (Interrupt Ack.)	[11]		nsec	

NOTES

- Data should be enabled onto the CPU data bus when $\overline{RD}$ is active. During interrupt acknowledge data should be enabled when $\overline{M1}$ and $\overline{IORQ}$ are both active.
- The $\overline{RESET}$ signal must be active for a minimum of 3 clock cycles.
- Output Delay vs. Load Capacitance
 $T_A = 125^\circ\text{C}$ $V_{CC} = 5\text{V} \pm 5\%$
Add 10 nsec delay for each 50pF increase in load up to a maximum of 200pF for the data bus and 100pF for address and control lines.
- Although static by design, testing guarantees $t_w(\Phi H)$ of 200 μsec maximum.

- $t_{acm} = t_w(\Phi H) + t_f - 65$
- $t_{aci} = t_c - 70$
- $t_{ca} = t_w(\Phi L) + t_f - 50$
- $t_{caf} = t_w(\Phi L) + t_f - 45$
- $t_{dcm} = t_c - 170$
- $t_{dci} = t_w(\Phi L) + t_f - 170$
- $t_{cdf} = t_w(\Phi L) + t_f - 70$
- $t_w(\overline{MRL}) = t_c - 30$

[9] $t_w(\overline{MRH}) = t_w(\Phi H) + t_f - 40$


[10] $t_w(\overline{WR}) = t_c - 30$

[11] $t_{mr} = 2t_c + t_w(\Phi H) + t_f - 65$

[12] $t_c = 6w(\Phi H) + t_w(\Phi L) + t_f + t_f$

LOAD CIRCUIT FOR OUTPUT

Figure 4



Timing measurements are made at the following voltages, unless otherwise specified.

The timing diagram illustrates the relationship between the clock signal (Φ) and various control and data signals. The signals shown are:

- $A_0 - A_{15}$: Address bus signals.
- $D_0 - D_7$: Data bus signals, labeled as IN or OUT.
- $M1$: Master/slave select signal.
- $RFSH$: Refresh strobe signal.
- $MREQ$: Memory request signal.
- RD : Read signal.
- WR : Write signal.
- $TORQ$: Torque signal.
- RD : Read signal (repeated).
- WR : Write signal (repeated).
- $WAIT$: Wait signal.
- $HALT$: Halt signal.
- INT : Interrupt signal.
- NMI : Non-maskable interrupt signal.
- $BUSRQ$: Bus request signal.
- $BUSAK$: Bus acknowledge signal.
- $RESET$: Reset signal.

Key timing parameters indicated by arrows include:

- t_C : Clock period.
- $t_{W(\Phi H)}$, $t_{W(\Phi L)}$: Clock pulse widths.
- $t_D(AD)$, $t_S(D)$, t_H , $t_F(D)$: Various delay and setup times for address and data signals.
- $t_{DL(M1)}$, $t_{DH(M1)}$, $t_{DL(RF)}$, $t_{DH(RF)}$: Delays and hold times for M1 and RF signals.
- $t_{DL\Phi(MR)}$, $t_{DH\Phi(MR)}$, $t_W(MRL)$, $t_{DL\Phi(WR)}$, $t_{DH\Phi(WR)}$: Delays, hold times, and pulse widths for MR and WR signals relative to the clock.
- t_{acm} , t_{mr} , t_{aci} : Setup, mask, and acknowledgment times for MREQ and TORQ.
- t_{dc} : Delay time for WAIT, RD, WR, and BUSRQ signals.
- $t_D(HT)$: Delay time for HALT.
- $t_S(IT)$, t_H : Setup and hold times for INT.
- $t_W(NML)$: Pulse width for NMI.
- $t_S(BQ)$, t_H : Setup and hold times for BUSRQ.
- $t_{DL(BA)}$, $t_{DH(BA)}$: Delay and hold times for BUSAK.
- $t_S(RS)$, t_H : Setup and hold times for RESET.