

MOS Counter Time-Base Circuit

MOSTEK

- Ion-implanted for full TTL/DTL compatibility
- Internal clock operates from:
 - External signal
 - External RC network
 - External crystal
- Operates DC to above 1 MHz
- Binary-encoded for frequency selection


DESCRIPTION

The MK 5009 P is a highly versatile MOS oscillator and divider chain manufactured by Mostek using its depletion-load, ion-implantation process and P-channel technology. The 16-pin DIP package provides frequency division ranges from 1 to 36×10^8 . The circuit will operate from any of three frequency sources: the internal oscillator with an external RC combination; the internal oscillator with an external crystal; or with an externally-applied TTL signal. Control inputs provide additional versatility and allow the circuit to be used in a variety of applications including instruments, timers, and clocks.


With an input frequency of 1

MHz, the MK 5009 P provides the basic time periods necessary for most frequency measuring instruments, i.e., 1 μ s through 100 seconds. One-minute, ten-minute, and one-hour periods are also available using a 1 MHz input. Using a 1/1.2 MHz input, the MK 5009 P can also provide a 50/60 Hz output for accurate generation of line frequencies in portable instruments or clocks.

The time-base output (TIME OUT) is a square wave, its frequency determined by the selected counter division, and by the oscillator frequency or external input. The falling edge of the output square wave should be used to control external gating circuitry.



FUNCTIONAL DIAGRAM



Special Products

TIME OUT

ADDRESS INPUTS				WITHOUT RESET		RESET		BYPASS MODES (see page 3)		
2 ³	2 ²	2 ¹	2 ⁰	R _{MAX} = 0	R _O = 0	Reset Max. R _{MAX} = 1 R _O = 0	Reset Min. R _{MAX} = 0 R _O = 1	Mode 1 R _{MAX} = V _{GG} R _O = 0	Mode 2 R _{MAX} = 0 R _O = V _{GG}	Mode 3 R _{MAX} = V _{GG} R _O = V _{GG}
0	0	0	0	÷ 10 ⁰		÷ 10 ⁰	÷ 10 ⁰	÷ 10 ⁰	÷ 10 ⁰	÷ 10 ⁰
0	0	0	1	÷ 10 ¹				÷ 10 ¹	÷ 10 ¹	÷ 10 ¹
0	0	1	0	÷ 10 ²		Resets	Resets	÷ 10 ²	÷ 10 ²	÷ 10 ²
0	0	1	1	÷ 10 ³				÷ 10 ³	÷ 10 ³	÷ 10 ³
0	1	0	0	÷ 10 ⁴		Counters	Counters	÷ 10 ⁴	÷ 10 ⁴	÷ 10 ⁴
0	1	0	1	÷ 10 ⁵				÷ 10 ²	÷ 10 ⁵	÷ 10 ²
0	1	1	0	÷ 10 ⁶		to their	to their	÷ 10 ³	÷ 10 ⁶	÷ 10 ³
0	1	1	1	÷ 10 ⁷				÷ 10 ⁴	÷ 10 ⁷	÷ 10 ⁴
1	0	0	0	÷ 10 ⁸		Highest	Lowest	÷ 10 ⁵	÷ 10 ⁵	÷ 10 ²
1	0	0	1	÷ 6 × 10 ⁷				÷ 6 × 10 ⁴	÷ 6 × 10 ⁴	÷ 6 × 10 ¹
1	0	1	0	÷ 36 × 10 ⁸		States	States	÷ 36 × 10 ⁵	÷ 36 × 10 ⁵	÷ 36 × 10 ²
1	0	1	1	÷ 6 × 10 ⁸				÷ 6 × 10 ⁵	÷ 6 × 10 ⁵	÷ 6 × 10 ²
1	1	1	0	—				—	—	—
1	1	1	1	÷ 2 × 10 ⁴				÷ 2 × 10 ¹	÷ 2 × 10 ¹	÷ 2 × 10 ¹
1	1	1	1	Ext. In.		Ext. In.	Ext. In.	Ext. Int.	Ext. Int.	Ext. Int.

*Addresses 1100 and 1101 result in Logic 0 at the output regardless of the state of the Reset Max. and Reset 0 inputs.

Logic 1 = High = V_{SS}

Logic 0 = Low = V_{DD}

ABSOLUTE MAXIMUM RATINGS

Voltage on Any Terminal Relative to V_{SS} + 0.3V to - 20V
 Operating Temperature Range (Ambient) 0°C to +70°C
 Storage Temperature Range (Ambient) - 55°C to + 150°C

RECOMMENDED OPERATING CONDITIONS

(0°C ≤ T_A ≤ 70°C)

	PARAMETER	MIN	TYP	MAX	UNITS	NOTES
V_{SS}	Supply Voltage	+ 4.5		+ 5.5	V	
V_{DD}	Supply Voltage	0.0		0.0	V	
V_{GG}	Supply Voltage	- 9.6		- 14.4	V	
f_{XTAL}	Crystal Frequency	0.1		2.0	MHz	
f_{RC}	RC Frequency	DC		200	kHz	
f_{EXT}	External Frequency	DC		2.0	MHz	
t_{PL}	Logic 0 Pulse Width, \overline{CLAMP} Ext. Input	— 200			nsec	Note 5
t_{PH}	Logic 1 Pulse Width, Ext. Input Reset Max Reset 0	200 10.0 10.0			nsec μsec μsec	
R	Feedback Resistance	.01		2.5	MΩ	Fig. 1
V_{IL}	Input Voltage, Logic 0, Reset Inputs Reset (Bypass Mode) All Other Logic Inputs	0.0 V_{GG}		0.8 $V_{GG} + 1.0$ 0.8	V V V	Note 2
V_{IH}	Input Voltage, Logic 1, All Logic Inputs	$V_{SS}-1.0$	V_{SS}	$V_{SS} + 0.3$	V	

ELECTRICAL CHARACTERISTICS

($V_{SS} = +5V \pm 10\%$; $V_{DD} = 0V$; $V_{GG} = -12.0V \pm 20\%$; 0°C ≤ T_A ≤ 70°C)

	PARAMETER	MIN	TYP†	MAX	UNITS	NOTES
I_{SS}	Supply Current, V_{SS}		6.0	11.0	mA	Note 1
I_{GG}	Supply Current, V_{GG}		6.0	11.0	mA	
I_{IL}	Input Current, Logic 0			- 1.6	mA	Note 2; $V_I = 0.4V$
V_{OL}	Output Voltage, Logic 0			0.4	V	$I_{OL} = 1.6mA^*$
V_{OH}	Output Voltage, Logic 1	2.4			V	$I_{OH} = -40\mu A^*$
f_{STA}	Frequency Stability w/ Volt. Change, RC Mode / Temp. Change, RC Mode Crystal Mode		± 3.0 - 0.2 —		% / V % / °C	Note 3 Note 4
t_{ee}	Jitter, Edge-to-Edge Variation		<15		nsec	Temp. & Supply Voltage Constant

†Typical values at $V_{SS} = +5V$, $V_{DD} = 0V$, $V_{GG} = -12V$, and $T_A = 25^\circ C$

- Logic inputs at V_{SS} , output open circuited. Each logic input (see Note 2) contributes an additional 1.6 mA (max.) to I_{SS} when at logic 0.
- Logic Inputs are: Reset Max; Reset 0; Address Inputs; Ext. Input; Ext/Int Select; and \overline{CLAMP} .
- Frequency variations due to power supply changes only.
- Crystal mode stability is dependent upon crystal.
- Minimum logic 0 time at clamp input is 50% of oscillator period.

* V_{OH} , V_{OL} apply only to Time Out.

DESCRIPTION OF OPERATION

The MK 5009 P consists basically of a series of counters, selectable via an internal multiplexer. The $\div 10^1$ counter output is used to generate an internal clock signal for the 10^2 through 36×10^8 counter stages, which are fully synchronous with each other.

OSCILLATOR CONTROLS

Operation in the RC oscillator mode is achieved as shown in Figure 1. Frequency, f , is approximately $0.8/RC$. The clamp circuit can be used in the RC mode to provide one-shot or accurate start-up operations. When Clamp goes to a logic 0, the internal circuitry is held at a reference level so that upon release of the Clamp (return to logic 1), the oscillator's first cycle will be a full cycle.

The crystal oscillator mode is shown in Figure 2. Values for the resistors are chosen to bias the internal circuitry for optimum performance. The two capacitors are chosen to provide the loading capacitance (C_L) specified for the selected crystal. It is recommended that $C1 = C2 = 2 C_L$.

RESET/BYPASS CONTROLS

The MK 5009 P provides two different reset conditions. A positive-going pulse of $10 \mu s$ or longer on Reset 0 will reset counters to their lowest state, while a positive-going pulse at Reset Max will reset counters to their highest state. The Reset Max control enables the user to set up the counters to provide a falling edge at the next oscillator cycle or negative-going external input, regardless of which divider chain is selected.

In addition, taking one or both Reset Inputs to the most negative voltage, V_{GG} , allows bypassing portions of the divider chain for testing or other purposes (see table on page 1).

EXTERNAL/INTERNAL FREQUENCY SOURCE

When using an external signal source to operate the MK 5009 P, that signal should be applied at the External Input (Pin 3), and the External/Internal Select (Pin 5) should be brought to logic 1.

For operation with an internal signal, the External/Internal Select should be at logic 0.

OSCILLATOR OUTPUT

The oscillator output, provided at Pin 10, is not a true logic output, but may be used to drive a high impedance device such as a junction FET or other MOS circuitry.




FIG. 1





FIG. 2


PIN CONNECTIONS



Special
Products

PACKAGE


16-pin ceramic dual-in-line



Suffix P

PACKAGE

16-pin plastic dual-in-line



Suffix N

The circuit shown below is a frequency counter capable of counting input rates up to 10 MHz, selected in four ranges. The MK 5009 P provides the time base intervals while the Mostek MK 5002 P counter circuit provides counting, storage, and display functions. Two decades of prescaling using TTL are employed. TTL one-shots provide proper timing for the 5002.

Special Products

