



2048 x 20 CMOS TAGRAM™

- 2048 x 20 CMOS SRAM WITH ONBOARD COMPARATOR
- MATCH ACCESS TIME = 20ns (max)
- READ ACCESS TIME = 25ns (max)
- RESET CYCLE = 25ns (max)
- I_{CC} (outputs deselected) = 250mA (max)
- STANDBY = 50mA (max)
- FLASH CLEAR VALID BIT FUNCTION
- TARGET APPLICATION :
- 68020-25, 68030-33 AND 80386 CACHE


Figure 1 : Pinout for 68 Pin PLCC Package.

PIN NAMES

V _{CC} , V _{SS}	+ 5V Supply, Ground
V _{CC0} , V _{SS0}	+ 5V Output Supply, Output Ground
A ₀ -A ₁₀	Index Address Input
CDO ₀	Clearable Tag Data I/O
DQ ₁ -DQ ₁₉	Tag Data I/O
E ₀ -E ₃	Chip Enable (programmable active low or high)
P ₀ -P ₃	Chip Enable Program Inputs
RS	Reset Input (active low)
S	Chip Select Input (active low)
W	Write Enable (active low)
G	Data Output Enable (active low)
C ₀	Compare 0 Output (3-state) Hit = High, Miss = Low
C ₁	Compare 1 Output (3-state) Hit = High, Miss = Low
H ₀	Force hit 0 Input (active low)
H ₁	Force hit 1 Input (active low)
M ₀	Force Miss 0 Input (active low)
M ₁	Force Miss 1 Input (active low)
CG ₀	Compare 0 Output Enable (active low)
CG ₁	Compare 1 Output Enable (active low)

DEVICE DESCRIPTION AND FEATURES

The MK4202 is designed to be connected DIRECTLY to a high performance 32 bit microprocessor, allowing the elimination of the logic delays associated with collecting HIT or Miss outputs into a subsequent gate or the RC delays associated with wired-OR open collector match outputs.

The MK4202 TAGRAM has four major features that allow direct connection :

1. Wide enough for almost any TAGRAM application without requiring multiple chip width expansion and the delays that would result.

2. Four (4) programmable CHIP ENABLE inputs, allowing DEPTH EXPANSION without any of the attendant chip enable decode delays that would otherwise be required.

P₀-P₃ should be tied directly to V_{CC} or V_{SS}, or through pull-up or pull-down resistors. The MK4202 is selected when E₀-E₃ equals P₀-P₃ in a binary match.

(Example : E₀-E₁ = 0110, P₀-P₃ = 0110.)

3. 3-STATE COMPARE OUTPUTS, allowing all Compare outputs to be bused together so the Address-to-Compare access time for a depth expanded application is identical to that of a single

device. The Programmable Chip Enables prevent bus contention by assuring that only one TAGRAM at a time drives each Compare bus when in Compare mode.

4. DUAL COMPARE OUTPUTS (C₀ and C₁) and FORCED HIT (H₀ and H₁) and FORCED MISS (M₀ and M₁) inputs for each. The arrangement allows direct connection of the TAGRAM to two separate processor inputs (such as BERR and HALT on the 68030), and connection of all signals that would otherwise have been connected to those processor inputs to be passed THROUGH the TAGRAM ; eliminating the need for a subsequent gate to collect the COMPARE output and other BERR or HALT signal sources to the processor. The net effect is that the Address-to-Compare access time demonstrated by the MK4202 is all of the delay the user must consider. The alternative approach, using narrow TAGRAMs with open collector outputs or narrow TAGRAMs with 2-state outputs and a 10ns programmable logic device, requires that the narrow TAGRAMs demonstrate a 10ns Address-to-Compare access time to yield the same performance in a user's system that the MK4202 provides.

TRUTH TABLE (MK4202Q)

RS	S	E	W	G	M _x	H _x	CG _x	Mode	C _x	DQ	Notes
Hi	—	X	—	—	Lo	X	X	Force Miss	Low	—	1
Hi	—	X	—	—	Hi	Lo	X	Force Hit	High	—	1
Hi	—	X	—	—	Hi	Hi	Hi	Comp Disable	Hi-Z	—	1
Hi	X	F	X	X	Hi	Hi	X	Standby	Hi-Z	Hi-Z	
Hi	X	T	Hi	Hi	Hi	Hi	Hi	Compare	Hi-Z	D in	
Hi	X	T	Hi	Hi	Hi	Hi	Lo	Compare	Hi or Lo	D in	
Hi	Hi	T	Lo	X	Hi	Hi	Lo	Hit	High	Hi-z	
Hi	Hi	T	X	Lo	Hi	Hi	Lo	Hit	High	Hi-Z	
Hi	Lo	T	Lo	X	Hi	Hi	Lo	Write	High	D in	
Hi	Lo	T	Hi	Lo	Hi	Hi	Lo	Read	High	D Out	
Lo	Hi	X	X	X	—	—	—	Reset	—	Hi-Z	
Lo	X	F	X	X	—	—	—	Reset	—	Hi-Z	
Lo	X	X	Hi	Hi	—	—	—	Reset	—	Hi-Z	
Lo	X	X	Hi	Lo	—	—	—	Reset	—	Lo-Z	
Lo	Lo	T	Lo	X	—	—	—	Not Allowed	—	Hi-Z	2
Lo	X	T	Hi	Hi	Hi	Hi	Lo	Reset	Lo	D in	3

Key : X = Don't Care
H_x = H₀ or H₁
M_x = M₀ or M₁
CG_x = CG₀ or CG₁
F = (False) E₀-E₃ pattern DOES NOT match P₀-P₃ pattern.
T = (True) E₀-E₃ pattern DOES match P₀-P₃ pattern.
— = Not related to identified mode of operation.

Notes : 1. Force hit/miss operations independent of other RAM operations.
2. May disrupt Reset, will not damage device.
3. Reset will force C_x low during a valid compare when CDQ₀ is D_N = HIGH.

Figure 2 : MK4202 Block Diagram.





Figure 3 : Device Logic Symbol.




POWER DISTRIBUTION

The MK4202, being a 20 output device, obviously requires the use of good power bussing techniques. MK4202 has been designed in such a way as to allow the user to minimize the effects of switching transients on overall circuit operation. Of particular interest is the separate bussing of the V_{CC} and V_{SS} lines to the output drivers. The advantage provided by these separate power pins, designated V_{CCQ} and V_{SSQ} , is that voltage sags and ground bumps seen on these pins are not reflected into the other portions of the chip, particularly the input structures. As a re-

sult, switching noise in the supply has much less effect on input levels, providing the user with more noise margin than would otherwise be available.

Of course V_{CC} and V_{CCQ} must always be at the same DC potential. V_{SS} and V_{SSQ} must match as well. Differences between them due to AC effects are expected, but must be minimized through the adequate use of bussing and bypassing. All specifications and testing are done with $V_{SS} = V_{SSQ}$ $\pm 10\text{mV RMS}$, $V_{CC} = V_{CCQ} \pm 10\text{mV RMS}$ with instantaneous peak differences not exceeding 50mV.

Figure 4 : Application Block Schematic.



ABSOLUTE MAXIMUM RATINGS*

Parameter	Value	Unit
Voltage on any Pin Relative to V _{SS}	− 0.3 to 7.0	V
Ambient Operating Temperature (T _A)	0 to 70	°C
Ambient Storage Temperature (plastic)	− 55 to 125	°C
Total Device Power Dissipation	2.5	Watts
RMS Output Current per Pin	25	mA

* Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other condition above those indicated in the operation sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

RECOMMENDED DC OPERATING CONDITIONS (T_A = 0 to 70°C)

Symbol	Parameter	Value			Unit	Notes
		Min.	Typ.	Max.		
V _{CC}	Supply Voltage	4.5	5.0	5.5	V	
V _{SS}	Supply Voltage, GND	0	0	0	V	
V _{IH}	Logic 1 All Inputs	2.2		V _{CC} + 0.3	V	5
V _{IL}	Logic 0 All Inputs	− 0.3		0.8	V	5

Note : All voltages referenced to V_{SS}.

DC ELECTRICAL CHARACTERISTICS (T_A = 0 to 70°C, V_{CC} = ± 10%)

Symbol	Parameter	Value			Unit	Notes
		Min.	Typ.	Max.		
I _{CC}	Average Power Supply Current			250	mA	1
I _{CCA}	Active Power Supply Current (f = 0)			200	mA	1
I _{SB1}	TTL Standby Current			50	mA	1
I _{IL}	Input Leakage Current	− 1		+ 1	μA	2
I _{OL}	Output Leakage Current	− 10		+ 10	μA	3
V _{OH}	Logic 1 Output Voltage (I _{OUT} = − 4mA)	2.4			V	4
V _{OL}	Logic 0 Output Voltage (I _{OUT} = 8mA)			0.4	V	4


- Notes :
- 1. Measured with outputs open. V_{CC} max.
 - 2. Measured with V_{IN} = 0.0V to V_{CC}.
 - 3. Measured at CDQ₀, DQ₁-DQ₁₉, C₀ and C₁.
 - 4. All voltages referenced to V_{SS0}.
 - 5. Inputs (P₀-P₃) require V_{IH} min. = 4.5 volts and V_{IL} max. = 0.5 volts.
 - 6. Sampled, not 100% tested. Measured at 1 MHz.
 - 7. Measured at all data I/O's, C₀ and C₁.

CAPACITANCE (T_A = 25°C, f = 1.0 MHz)

Symbol	Parameter	Value			Unit	Notes
		Min.	Typ.	Max.		
C _I	Input Capacitance	4		4	pF	6
C _O	Output Capacitance	8		10	pF	6.7

AC TEST CONDITIONS

Input Levels.....	GND to 3V
Transition Time	5ns
Input and Output Timing Reference Level	1.5V
Ambient Temperature.....	0° to 70°C
V _{CC}	5.0V ± 10%

Figure 5 : Equivalent Output Load Circuit.**READ MODE**

The MK4202 is in the Read mode whenever $\overline{W}$ is HIGH, and $\overline{G}$ is LOW provided Chip Select ($\overline{S}$) is LOW and a true Chip Enable pattern (E_0 - E_3) is applied. The 11 address inputs (A_0 - A_{10}) define a unique index address giving access to 20 of 40,960 bits of data in the static memory array. Valid data will be present at the 20 output pins within t_{AVQV} of the last stable address provided Chip Enable, Chip Select

($\overline{S}$), and Output Enable ($\overline{G}$) access times have been met. If Chip Enable, $\overline{S}$, or $\overline{G}$ access times are not met, data access will be measured from the latter falling edge or limiting parameter (t_{EVQV} , t_{SLQV} , or t_{GLQV}). The state of the tag data I/O pins is controlled by the (E_0 - E_3), $\overline{S}$, $\overline{G}$, and $\overline{W}$ input pins. The data lines may be indeterminate at t_{EVQX} , or t_{SLQX} , or t_{GLQX} , but will always have valid data at t_{AVQV} .

ELECTRICAL CHARACTERISITCS AND RECOMMENDED AC OPERATING CONDITIONS
(read cyle timing) (0°C ≤ T_A ≤ 70°C) (V_{CC} = 5.0 ± 5%)

STD Symbol	ALT Symbol	Parameter	- 20		- 22		- 25		Units	Notes
			Min.	Max.	Min.	Max.	Min.	Max.		
t _{AVAV}	t _C	Cycle Time	25		25		30		ns	
t _{AVQV}	t _{AA}	Address Access Time		25		25		30	ns	
t _{AXQX}	t _{AOH}	Address Output Hold Time	5		5		5		ns	
t _{AEQV}	t _{EA}	Chip Enable Access Time		25		25		30	ns	
t _{EQX}	t _{EOH}	Chip Enable Output Hold Time	4		4		4		ns	
t _{EQX}	t _{ELZ}	Chip Enable TRUE to Low-Z	4		4		4		ns	
t _{EQZ}	t _{EHZ}	Chip Enable FALSE to high-Z		8		8		10	ns	
t _{SLQV}	t _{SA}	Chip Select Access Time		15		15		18	ns	
t _{SHQX}	t _{SOH}	Chip Select Output Hold Time	2		2		2		ns	
t _{SLQX}	t _{SLZ}	Chip Select to Low-Z	3		3		3		ns	
t _{SHQZ}	t _{SHZ}	Chip Select to High-Z		4		4		6	ns	
t _{GLOV}	t _{GA}	Output Enable Access Time		13		13		15	ns	
t _{GHQX}	t _{GOH}	Output Enable Output Hold Time	2		2		2		ns	
t _{GLOX}	t _{GLZ}	Output Enable to Low-Z	2		2		2		ns	
t _{GHQZ}	t _{GHZ}	Output Enable to high-Z		5		5		8	ns	

Figure 6 : Read Cycle.








Figure 7 : Address Read Cycle.**Figure 8 : Chip Enable Read Cycle.****Figure 9 : Chip Select Read Cycle.****Figure 10 : Output Enable Read Cycle.**

WRITE MODE



The MK4202 is in the Write mode whenever $\overline{W}$ is LOW provided Chip Select ($\overline{S}$) is LOW and a true Chip Enable pattern (E_0 - E_3) is applied ($\overline{G}$ may be in either logic state). Addresses must be held valid throughout a write cycle, with either $\overline{W}$ or $\overline{S}$ inactive HIGH during address transitions. $\overline{W}$ may fall with stable addresses, but must remain valid for t_{WLWH} . Since the write begins with the concurrence of $\overline{W}$

and $\overline{S}$, should $\overline{W}$ become active first, then t_{SLSH} must be satisfied. Either $\overline{W}$ or $\overline{S}$ can terminate the write cycle, therefore t_{DVWH} or t_{DVSH} must be satisfied before the earlier rising edge, and t_{WHDX} or t_{SHDX} after the earlier rising edge. If the outputs are active with $\overline{G}$ and $\overline{S}$ asserted LOW and with true Chip Enable, then $\overline{W}$ will return the outputs to high impedance within t_{WLHZ} of its falling edge.

ELECTRICAL CHARACTERISITICS AND RECOMMENDED AC OPERATING CONDITIONS

(write cycle timing) ($0^\circ\text{C} \leq T_A \leq 70^\circ\text{C}$) ($V_{CC} = 5.0 \pm 10\%$)

STD Symbol	ALT Symbol	Parameter	- 20		- 22		- 25		Units	Notes
			Min.	Max.	Min.	Max.	Min.	Max.		
t_{AVAV}	t_C	Cycle Time	25		25		30		ns	
t_{AVWL}	t_{AS}	Address Set-up Time to $\overline{W}$ LOW	0		0		0		ns	
t_{WHAX}	t_{AH}	Address Hold Time from $\overline{W}$ HIGH	0		0		0		ns	
t_{AVSL}	t_{AS}	Address Set-up Time to $\overline{S}$ LOW	0		0		0		ns	
t_{SHAX}	t_{AH}	Address Hold Time from $\overline{S}$ HIGH	0		0		0		ns	
t_{EVWL}	t_{ES}	Chip Enable Set-up Time to $\overline{W}$ LOW	3		3		3		ns	
t_{WHEX}	t_{EH}	Chip Enable Hold Time from $\overline{W}$ HIGH	0		0		0		ns	
t_{EVSL}	t_{ES}	Chip Enable Set-up Time to $\overline{S}$ LOW	3		3		3		ns	
t_{SHEX}	t_{EH}	Chip Enable Hold Time to $\overline{S}$ HIGH	0		0		0		ns	
t_{WLWH}	t_{WW}	Write Pulse Width	15		15		18		ns	
t_{SLSH}	t_{SW}	Chip Select Pulse Width	16		16		20		ns	
t_{DVWH}	t_{DS}	Data Set-up Time to $\overline{W}$ HIGH	12		12		15		ns	
t_{WHDX}	t_{DH}	Data Hold Time from $\overline{W}$ HIGH	0		0		0		ns	
t_{DVSH}	t_{DS}	Data Set-up Time to $\overline{S}$ HIGH	12		12		15		ns	
t_{SHDX}	t_{DH}	Data Hold Time from $\overline{S}$ HIGH	0		0		0		ns	
t_{WLQZ}	t_{WZ}	Outputs Hi-Z from $\overline{W}$ LOW		8		8		10	ns	
t_{WHQZ}	t_{WL}	Outputs Low-Z from $\overline{W}$ HIGH	5		5		5		ns	

Figure 11 : $\overline{W}$ Write Cycle.Figure 12 : $\overline{S}$ Write Cycle.

COMPARE MODE

The MK4202 is in the Compare mode whenever $\overline{W}$ and $\overline{G}$ are HIGH provided a true Chip Enable (E_0 - E_3) pattern is applied. Chip Select (S) is regarded as a don't care since the user is not concerned with the data outputs, but only with the Compare (C_x) outputs. M_x and H_x must be HIGH, and CG_x active LOW to enable the Compare outputs for a valid compare hit or miss.

The 11 index address inputs (A_0 - A_{10}) define a unique location in the static RAM array. The data presented on the Data Inputs (DQ_1 - DQ_{19} and CDQ_0) as Tag Data is compared to the internal RAM data as specified by the index. If all bits are equal (match) then a hit

condition occurs (C_x = HIGH). If at least one bit is not equal, then a miss occurs (C_x = LOW).

The Compare output will be valid t_{AVCV} from stable address, or t_{DVCV} from valid tag data provided Chip Enable is true, and CG_x is active LOW. Should the address be stable with valid tag data, and Chip Enable false, then compare access will be within t_{EVCV} from true Chip Enable. When executing a write-to-compare cycle (W = LOW, and G = LOW or HIGH), C_x will be valid t_{WHCV} or t_{GHCV} from the latter rising edge of W or G respectively. Finally, when gating the C_x output in the compare mode with CG_x , the compare output will be valid t_{CGLCV} from the falling edge of CG_x .

ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS

(compare cycle timing) ($0^\circ\text{C} \leq T_A \leq 70^\circ\text{C}$) ($V_{CC} = 5.0 \pm 10\%$)

STD Symbol	ALT Symbol	Parameter	- 20		- 22		- 25		Units	Notes
			Min.	Max.	Min.	Max.	Min.	Max.		
t_{AVCV}	t_{ACA}	Address Compare Access Time		20		22		25	ns	
t_{AXCX}	t_{ACOH}	Address Compare Output Hold Time	5		5		5		ns	
t_{DVCV}	t_{DCA}	Tag Data Compare Access Time		16		18		20	ns	
t_{DXCX}	t_{DCH}	Tag Data Compare Hold Time	2		2		2		ns	
t_{WLCX}	t_{WCH}	$\overline{W}$ LOW to Compare HIGH		10		11		12	ns	
t_{WHCX}	t_{WCOH}	$\overline{W}$ Compare Output hold Time	3		3		3		ns	
t_{WLCX}	t_{WLCZ}	$\overline{W}$ to Compare HOLD	3		3		3		ns	
t_{WHCV}	t_{WCV}	$\overline{W}$ to Compare Valid		10		10		12	ns	
t_{GLCX}	t_{GCH}	$\overline{G}$ Low to Compare HIGH		10		11		12	ns	
t_{GHCX}	t_{GCOH}	$\overline{G}$ Compare Output Hold Time	3		3		3		ns	
t_{GLCX}	t_{GLCZ}	$\overline{G}$ to Compare to HOLD	3		3		3		ns	
t_{GHCV}	t_{GCV}	$\overline{G}$ to Compare Valid		10		10		12	ns	
t_{EVCV}	t_{ECA}	E True to Compare Access Time		20		22		25	ns	
t_{EXCX}	t_{ECOH}	E False Compare Hold Time	4		4		4		ns	
t_{EVCX}	t_{ECLZ}	E True to Compare Low-Z	4		4		4		ns	
t_{EXCZ}	t_{ECHZ}	E False to Compare high-Z		8		8		10	ns	
t_{CGLCV}	t_{CGA}	CG_x to Compare Access Time		8		8		10	ns	
t_{CGH-CX}	t_{CGOH}	CG_x Compare Hold time	2		2		2		ns	
t_{CGL-CX}	t_{CGLZ}	CG_x LOW to Compare low-Z	2		2		2		ns	
t_{CGH-CZ}	t_{CGHZ}	CG_x HIGH to Compare High-Z		8		8		10	ns	

Figure 12 : Summary Compare Cycle.





Figure 13 : Compare Cycle.



RESET MODE

The MK4202 allows an asynchronous reset whenever RS is LOW regardless of the logic state on the other input pins. Reset clears all internal RAM bits in CDQ0 (2048 bits) to a logic zero. This output can be used as a valid tag bit to insure a valid compare miss or hit . It should be noted that a valid write cycle is not allowed

during a reset cycle ($\overline{W}$ = LOW, $\overline{S}$ = LOW, $\overline{RS}$ = LOW, and Chip Enable is true). The state of the data outputs is determined by the input control logic pins : Chip Enable, $\overline{S}$, $\overline{G}$, and $\overline{W}$ (see truth table). Should a reset occur during a valid compare cycle, and the CDQ0 valid tag bit is set to a logic (1), then Cx will go LOW at t_{RLSL-CL} from the falling edge of RS.

ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS

(reset cycle timing) (0°C ≤ T_A ≤ 70°C) (V_{CC} = 5.0 ± 10%)

STD Symbol	ALT Symbol	Parameter	- 20		- 22		- 25		Units	Notes
			Min.	Max.	Min.	Max.	Min.	Max.		
t _{RLSL-AV}	t _{RSC}	Reset Cycle Time	20		25		30		ns	
t _{RLSL-RSH}	t _{RSW}	Reset pulse Width	25		25		30		ns	
t _{RLSL-CL}	t _{RSCL}	RS LOW to Compare Output LOW		25		25		30	ns	
t _{RSH-AV}	t _{RSR}	Address Recovery Time	0		0		0		ns	
t _{RSH-EV}	t _{RSR}	Chip Enable Recovery Time	0		0		0		ns	

FORCE HIT AND FORCE MISS

The MK4202 can force either a miss or hit condition on the Cx output by asserting $\overline{Mx}$ or $\overline{Hx}$ LOW. A Force Miss overrides a Force Hit condition and is not dependent upon Compare Output Enable ($\overline{CGx}$) (see


truth table). The $\overline{Cx}$ output will go HIGH within t_{HLCH} from the falling edge of $\overline{Hx}$ or $\overline{Cx}$ will go LOW within t_{MLCL} from the falling edge of $\overline{Mx}$. All $\overline{Mx}$ and $\overline{Hx}$ inputs must be HIGH during a valid compare cycle.

ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS

(force hit or miss cycle timing) (0°C ≤ T_A ≤ 70°C) (V_{CC} = 5.0 ± 10%)


STD Symbol	ALT Symbol	Parameter	- 20		- 22		- 25		Units	Notes
			Min.	Max.	Min.	Max.	Min.	Max.		
t _{HLCH}	t _{HA}	$\overline{Hx}$ to Force Hit Access Time		8		8		10	ns	
t _{HCZ}	t _{HZ}	$\overline{Hx}$ to Compare High-Z		5		5		8	ns	
t _{HL-CGX}	t _{HS}	Force hit to $\overline{CGx}$ don't care	2		2		2		ns	
t _{HH-CGH}	t _{HR}	Force hit to $\overline{CGx}$ recognized	2		2		2		ns	
t _{MLCL}	t _{MA}	$\overline{Mx}$ to Force Miss Access Time		8		8		10	ns	
t _{MHCZ}	t _{MHZ}	$\overline{Mx}$ to Compare to high-Z		5		5		8	ns	
t _{ML-CGX}	t _{MS}	Force Miss to $\overline{CGx}$ don't care	2		2		2		ns	
t _{MH-CGH}	t _{MR}	Force Miss to $\overline{CGx}$ Recognized	2		2		2		ns	
t _{MLHX}	t _{MHS}	Force Miss to $\overline{Hx}$ don't care	2		2		2		ns	
t _{MHLHX}	t _{MHR}	Force Miss to $\overline{Hx}$ Recognized	2		2		2		ns	

Figure 14 : Reset Cycle.



Note : Reset during an active write cycle is not allowed. A write cycle may disrupt Reset, but will not damage device.

Figure 15 : Valid Compare - Reset.



Note : CDQ_0 is presumed to be HIGH.

Figure 16 : Force Hit and Force Miss.




Figure 17 : Late Write - Hit Cycle.




Figure 18 : Compare - Write Hit - Compare Cycle.




Figure 19 : Late Read - Hit Cycle.




Figure 20 : Compare - Read Hit - Compare Cycle.




Figure 21 : Early Write - Hit Cycle.




Figure 22 : Early Read - Hit Cycle.

