
# MK 4102P-6

# MOS Random Access Memory

# MOSTEK

#### **FEATURES:**

- ☐ Direct TTL compatibility all inputs and output
- ☐ Three-State Output
- ☐ Single supply: +5V
- ☐ Fast access and cycle time: 275 ns
- ☐ Standard 16-pin DIP
- ☐ Completely static: no clocks or refreshing required



Random Access Memories


#### **DESCRIPTION:**


The MOSTEK MK 4102-6 is a completely static 1024x1 bit random access memory circuit. It is constructed with N-channel silicon gate depletion mode technology.

All inputs are directly compatible with TTL circuitry. The output of the memory is a three-state buffer. The high impedance "OFF" state coupled with the Chip Select (CS) input permits the construction of large memory arrays with a minimum of additional circuitry. The static operation requires very little system

overhead and makes the MK 4102-6 ideally suited to small and medium size memory applications.

The pin connections and functional operation are similar to MOSTEK's popular 1024x1 bit dynamic random access memory chips, the MK 4006 and the MK 4008. By eliminating the dynamic storage the refreshing is not required. This point, in conjunction with the direct TTL compatibility in and out of the memory chip, makes memory system design with the MK 4102-6 less complicated.





#### **ABSOLUTE MAXIMUM RATINGS**

Voltage on any pin relative to V <sub>SS</sub>	-0.5V to 7V
Operating Temperature (Ambient)	0°C to 70°C
Storage Temperature (Ambient)	-55°C to +150°C

## RECOMMENDED DC OPERATING CONDITIONS (0° C < T $_{\Delta}$ < 70° C)

	PARAMETER	MIN	MAX	UNITS	NOTES
V <sub>DD</sub>	Supply Voltage	4.75	5.25	volts	
V <sub>SS</sub>	Supply Voltage	0	0	volts	
V <sub>IH</sub>	Input Voltage, Logic 1	2.2	5.25	volts	
VIL	Input Voltage, Logic 0	0	.65	volts	

# RECOMMENDED AC OPERATING CONDITIONS (0° C < T $_{A}$ < 70° C)


	PARAMETER	MIN	MAX	UNITS	NOTES
t <sub>RC</sub>	Read Cycle	275		nsec	
twc	Write Cycle	275		nsec	
t <sub>WP</sub>	Write Pulse Width	200		nsec	
t <sub>AW</sub>	Address to Write Pulse Delay	0		nsec	
t <sub>DS</sub>	Data Set-Up Time	175		nsec	
t <sub>DH</sub>	Data Hold Time	50		nsec	
t <sub>cw</sub>	Chip Select Pulse Width	175		nsec	
t <sub>WA</sub>	Write Pulse To Address Delay	50	50	nsec	Write Cycle
t <sub>ACR</sub>	Address to Chip Select Delay		125	nsec	Read Cycle
t <sub>OH</sub>	Output Hold Time	50		nsec	Chip Must Remain Selected
t <sub>ACW</sub>	Address to Chip Select Delay		50	nsec	Write Cycle


### DC ELECTRICAL CHARACTERISTICS (V $_{DD}\!\!=$ +5V $_{\pm}$ 5%, V $_{SS}\!$ = 0V, 0° C < T $_{A}\!<$ 70° C)

	PARAMETER	MIN	MAX	UNITS	NOTES
I <sub>DD</sub>	Supply Current		80	mA	output open
L	Input Leakage Current		10	μ <b>A</b>	V <sub>IN</sub> = 0V to 5.25 V
I <sub>LO</sub>	Output Leakage Current		10	μ <b>Α</b>	V <sub>O</sub> = 0.4V to 5.25V
V <sub>OH</sub>	Output Voltage, Logic 1	2.2		volts	I <sub>OH</sub> = -100 μA
V <sub>OL</sub>	Output Voltage, Logic 0		.40	volts	I <sub>OL</sub> = +3.2 mA

# AC ELECTRICAL CHARACTERISTICS (V $_{DD}$ = +5V $\pm$ 5%, V $_{SS}~$ = 0V, 0° C < T $_{A}~<$ 70° C)

	PARAMETER	MIN ·	MAX	UNITS	NOTES
t <sub>ACC</sub>	Access Time		275	nsec	
t <sub>cs</sub>	Chip Select Time		150	nsec	Address stable for T ARC
t <sub>CD</sub>	Chip Deselect Time		100	nsec	
Cı	Input Capacitance (Any Input)		5	pF	f = 1MHz V <sub>1</sub> = 0V@25°C
c <sub>o</sub>	Output Capacitance		10	pF	f = 1MHz Vι =0V@25°C





Random Access Memories