

Z80 MICROCOMPUTER

Parallel I/O Controller MK3881

FEATURES

- ☐ Two independent 8 bit bidirectional peripheral interface ports with 'handshake' data transfer control
- □ Interrupt driven 'handshake' for fast response
- Any one of four distinct modes of operation may be selected for a port, including:

Byte output

Byte input

Byte bidirectional bus (Available on Port A only)

Bit control mode

All with interrupt controlled handshake


- Daisy chain priority interrupt logic included to provide for automatic interrupt vectoring without external logic
- ☐ Eight outputs are capable of driving Darlington transistors
- ☐ All inputs and outputs fully TTL compatible
- Single 5 volt supply and single phase clock required.

INTRODUCTION

The Z80 Parallel I/O Circuit is a programmable, two port device which provides a TTL compatible interface between peripheral devices and the Z80-CPU. The CPU can configure the Z80-PIO to interface with a wide range of peripheral devices with no other external logic required. Typical peripheral devices that are fully compatible with the Z80-PIO include most keyboard, paper tape readers and punches, printers, PROM programmers, etc. The Z80-PIO utilizes N channel silicon gate depletion load technology and is packaged in a 40 pin DIP.

One of the unique features of the Z80-PIO that separates it from other interface controllers is that all data transfer between the peripheral device and the CPU is accomplished under total interrupt control. The interrupt logic of the PIO permits full usage of the efficient interrupt capabilities of the Z80-CPU during I/O transfers. All logic necessary to implement a fully nested interrupt structure is included in the PIO so that additional circuits are not required. Another unique feature of the PIO is that it can be programmed to interrupt the CPU on the occurrence of specified status conditions in the peripheral device. For example, the PIO

PIO PIN CONFIGURATION



can be programmed to interrupt if any specified peripheral alarm conditions should occur. This interrupt capability reduces the amount of time that the processor must spend in polling peripheral status.

PIN DESCRIPTION

A diagram of the Z80-PIO pin configuration is shown in Figure 1. This section describes the function of each pin.

D₇-D₀
Z80-CPU Data Bus (bidirectional, tristate)
This bus is used to transfer all data and commands between the Z80-CPU and the Z80-PIO. D₀ is the least significant bit of the bus.

B/A Sel

Port B or A Select (input, active high)
This pin defines which port will be accessed during a data transfer between the Z80-CPU and the Z80-PIO. A low level on this pin selects Port A while a high level selects Port B. Often Address Bit A_Q from the CPU will be used for this selection function.

C/D Sel Control or Data Select (input, active high)

This pin defines the type of data transfer to be performed between the CPU and the PIO. A

high level on this pin during a CPU write to the PIO causes the Z80 data bus to be interpreted as a command for the port selected by the B/A Select line. A low level on this pin means that the Z80 data bus is being used to transfer data between the CPU and the PIO. Often Address bit A₁ from the CPU will be used for this function.

IEI

IEO

INT

 A_0-A_7

A STB

CE Chip Enable (input, active low)

A low level on this pin enables the PIO to accept command or data inputs from the CPU during a write cycle or to transmit data to the CPU during a read cycle. This signal is generally a decode of four I/O port numbers that encompass port A and B, data and Control.

System Clock (input)

The Z80-PIO uses the standard Z80 system clock to synchronize certain signals internally. This is a single phase clock.

M1 Machine Cycle One Signal from CPU (input,

This signal from the CPU is used as a sync pulse to control several internal PIO operations. When M1 is active and the RD signal is active, the Z80-CPU is fetching an instruction from memory. Conversely, when M1 is active and IORQ is active, the CPU is acknowledging an interrupt. In addition, the M1 signal has two other functions within the Z80-PIO.

1. M1 synchronizes the PIO interrupt logic.

When M1 occurs without an active RD or IORQ signal, the PIO logic enters a reset state.

Input/Output Request from Z80-CPU (input, active low)

The IORQ signal is used in conjunction with the B/A Select, C/D Select, CE, and RD signals to transfer commands and data between the Z80-CPU and the Z80-PIO. When CE, RD and IORQ are active, the port addressed by B/A will transfer data to the CPU (a read operation). Conversely, when CE and IORQ are active but RD is not active, then the port addressed by B/A will be written into from the CPU with either data or control information as specified by the C/D Select signal. Also, if IORQ and M1 are active simultaneously, the CPU is acknowledging an interrupt and the interrupting port will automatically place its interrupt vector on the CPU data bus if it is the highest device requesting an interrupt.

Read Cycle Status from the Z80-CPU (input, active low)

If \overline{RD} is active a MEMORY READ or I/O READ operation is in progress. The \overline{RD} signal is used with B/A Select, C/D Select, \overline{CE} and \overline{IORQ} signals to transfer data from the Z80-PIO to the Z80-CPU.

Interrupt Enable In (input, active high)
This signal is used to form a priority interrupt
daisy chain when more than one interrupt
driven device is being used. A high level on
this pin indicates that no other devices of
higher priority are being serviced by a CPU

interrupt service routine.

Interrupt Enable Out (output, active high)
The IEO signal is the other signal required to
form a daisy chain priority scheme. It is high
only if IEI is high and the CPU is not servicing
an interrupt from this PIO. Thus this signal
blocks lower priority devices from interrupting while a higher priority device is being
serviced by its CPU interrupt service routine.

Interrupt Request (output, open drain, active low)

When INT is active the Z80-PIO is requesting an interrupt from the Z80-CPU.

Port A Bus (bidirectional, tri-state)
This 8 bit bus is used to transfer data and/or status or control information between Port A of the Z80-PIO and a peripheral device. A₀ is the least significant bit of the Port A data bus.

Port A Strobe Pulse from peripheral Device (input. active low)

The meaning of this signal depends on the mode of operation selected for Port A as follows:

- Output mode: The positive edge of this strobe is issued by the peripheral to acknowledge the receipt of data made available by the PIO.
- Input mode: The strobe is issued by the peripheral to load data from the peripheral into the Port A input register. Data is loaded into the PIO when this signal is active.
- 3) Bidirectional mode: When this signal is active, data from the Port A output register is gated onto Port A bidirectional data bus. The positive edge of the strobe acknowledges the receipt of the data.
- Control mode: The strobe is inhibited internally.

IORQ

A RDY

Register A Ready (output, active high)
The meaning of this signal depends on the
mode of operation selected for Port A as follows:

- Output mode: This signal goes active to indicate that the Port A output register has been loaded and the peripheral data bus is stable and ready for transfer to the peripheral device.
- Input mode: This signal is active when the Port A input register is empty and is ready to accept data from the peripheral device.
- 3) Bidirectional mode: This signal is active when data is available in Port A output register for transfer to the peripheral device. In this mode data is not placed on the Port A data bus unless A STB is active.
- Control mode: This signal is disabled and forced to a low state.

B₀ - B₇ Port B (bidirectional, tristate)
This 8 bit bus is used to transfer data and/or

status or control information between Port B of the PIO and a peripheral device. The Port B data bus is capable of supplying 1.5 ma@ 1.5 V to drive Darlington transistors. B_0 is the least significant bit of the bus.

B STB

Port B Strobe Pulse from Peripheral Device (input, active low)

The meaning of this signal is similar to that of A STB with the following exception:

In the Port A bidirectional mode this signal strobes data from the peripheral device into the Port A input register.


B RDY

Register B Ready (output, active high)
The meaning of this signal is similar to that of
A Ready with the following exception:

In the Port A bidirectional mode this signal is high when the Port A input register is empty and ready to accept data from the peripheral device.

OUTPUT LOAD CIRCUIT

Figure 2



For further details on this device, please consult the PIO MK3881 Technical Manual, included in Section IV.

ELECTRICAL SPECIFICATIONS

MK3881

ABSOLUTE MAXIMUM RATINGS*

Temperature Under Bias	Specified operating range
Storage Temperature	65°C to +150°C
Voltage On Any Pin With	0.3 V to +7 V
Respect To Ground	
Power Dissipation	

All ac parameters assume a load capacitance of 100 pF max. Timing references between two output signals assume a load difference of 50 pF max.

D.C. CHARACTERISTICS

 T_A = 0°C to 70°C, V_{CC} = 5 V \pm 5% unless otherwise specified

SYMBOL	PARAMETER	MIN	MAX	UNIT	TEST CONDITION
V _{ILC}	Clock Input Low Voltage	-0.3	0.80	٧	
V _{IHC}	Clock Input High Voltage	V _{CC} 6	V _{CC} +.3	٧	
V _{IL}	Input Low Voltage	-0.3	0.8	٧	
V _{IH}	Input High Voltage	2.0	V _{cc}	٧	
V _{OL}	Output Low Voltage		0.4	٧	I _{OL} = 2.0 mA
V _{OH}	Output High Voltage	2.4		٧	I _{OH} = -250 μA
I _{cc}	Power Supply Current		70*	mA	
1 _{L1}	Input Leakage Current		±10	μА	V _{IN} = 0 to V _{CC}
I _{LOH}	Tri-State Output Leakage Current in Float		10	μΑ	$V_{OUT} = 2.4 \text{ to } V_{CC}$
I _{LOL}	Tri-State Output Leakage Current in Float		-10	μА	V _{OUT} = 0.4 V
I _{LD}	Data Bus Leakage Current in Input Mode		±10	μΑ	$0 \le V_{IN} \le V_{CC}$
I _{OHD}	Darlington Drive Current	-1.5		mA	V _{OH} = 1.5 V Port B Only

^{*150} mA for -4, -10, and -20 devices.

CAPACITANCE

 $T_A = 25$ °C, f = 1 MHz

SYMBOL	PARAMETER	MAX	UNIT	TEST CONDITION
С _Ф	Clock Capacitance	10	pF	Unmeasured Pins
C _{IN}	Input Capacitance	5	pF	Returned to Ground
C _{OUT}	Output Capacitance	10	pF	


^{*}Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other condition above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

A.C. CHARACTERISTICS MK3881, MK3881-10, MK3881-20, Z80-PIO T_A = 0°C to 70°C, V_{CC} = +5 V \pm 5%, unless otherwise noted

				3881		3881-4	
SIGNAL	SYMBOL	PARAMETER	MIN	MAX	MIN	MAX	UNIT
	t _c	Clock Period	400	[1]	250	[1]	nsec
Φ	t _{W(ΦH)}	Clock Pulse Width, Clock High	170	2000	105	2000	nsec
•	t _{W(ΦL)}	Clock Pulse Width, Clock Low	170	2000	105	2000	nsec
	t _r , t _f	Clock Rise and Fall Times		30		30	nsec
	'r, 'f		<u> </u>	30		30	11300
	t _h	Any Hold Time for Specified Set-Up Time	0		0		nsec
C/D SEL CE ETC.	t _{SФ(CS)}	Control Signal Set-up Time to Rising Edge of Φ During Read or Write Cycle	50		50		nsec
	t _{DR(D)}	Data Output Delay from Falling Edge of RD		430		380	nsec
	t _{SΦ(D)}	Data Set-up Time to Rising Edge of	50		50		nsec
D ₀ - D ₇		Write or M1 Cycle					
	t _{DI(D)}	Data Output Delay from Falling Edge of IORQ		340		250	nsec
	t _{F(D)}	During INTA Cycle Delay to Floating Bus (Output Buffer Disable Time)		160		110	nsec
			140		4.40		
IEI	t _{S(IEI)}	IEI Set-Up Time to Falling Edge of IORQ During INTA cycle	140		140		nsec
	t _{DH(IO)}	IEO Delay Time from Rising Edge of IEI		210		160	nsec
IEO	t _{DL(IO)}	IEO Delay Time from Falling Edge of IEI		190		130	nsec
	t _{DM(IO)}	IEO Delay from Falling Edge of M1 (Interrupt		300		190	nsec
		Occurring Just Prior to M1) See Note A.					
IORQ	^t SΦ(IR)	IORQ Set-Up Time to Rising Edge of Φ During Read or Write Cycle	250	-11	115		nsec
M1	t _{SФ(M1)}	M1 Set-Up Time to Rising Edge of Φ During INTA or M1 Cycle. See Note B.	210		90		nsec
RD	^t SФ(RD)	RD Set-Up Time to Rising Edge of Φ During Read or M1 Cycle	240		115		nsec
	t _{S(PD)}	Port Data Set-Up Time to Rising Edge of STROBE (Mode 1)	260		230		nsec
A ₀ - A ₇	^t DS(PD)	Port Data Output Delay from Falling Edge of STROBE (Mode 2)		230		210	nsec
A ₀ - A ₇ B ₀ - B ₇	t _{F(PD)}	Delay to Floating Port Data Bus from Rising Edge of STROBE (Mode 2)		200		180	nsec
	1	Port Data Stable from Rising Edge of IORQ		200		180	nsec
	[†] DI(PD)	During WR Cycle (Mode 0)		200		100	Hisec
ĀSTB	tunes:	Pulse Width, STROBE	150		150		nsec
BSTB	t _{W(ST)}	. J. J. Stradi, Strade	[4]		[4]		nsec
ĪNT	tour	INT Delay Time from Rising Edge of STROBE		490	-	440	nsec
	t _{D(IT3)} t _{D(IT3)} INT Delay Time from Rising Edge of STROBE INT Delay Time from Data Match During Mode 3 Operation		420		380	nsec	
ARDY	t _{DH (RY)}	Ready Response Time from Rising Edge of IORQ		t _c +460		t _c +410	nsec
BRDY	t _{DL} (RY)	Ready Response Time from Rising Edge of		t _c +		t _c +	nsec
- · · - ·	I DL (KT)	STROBE	1	400	l	360	

- A. 2.5 $t_c > (N-2)t_{DL(IO)}+t_{DM(IO)}+t_{S(IEI)}+TTL$ Buffer Delay, if any.
- B. M1 must be active for a minimum of 2 clock periods to reset the PIO.
- [1] $t_c = tW(\Phi H) + tW(\Phi L) + t_f + t_f$
- Increase tDR(D) by 10 nsec for each 50 pF increase in loading up to 200 pF
- Increase $t_{DI}(D)$ by 10 nsec for each 50 pF increase in loading up to 200 pF [3]
- [4] For Mode 2: tW (ST) > tS(PD)
- Increase these values by 2 nsec for each 10 pF increase in loading up to 100 pF max.

TIMING DIAGRAM



ORDERING INFORMATION

PART NO.	DESIGNATOR	PACKAGE TYPE	MAX CLOCK FREQUENCY	TEMPERATURE RANGE
MK3881N	Z80-PIO	Plastic	2.5 MHz	
MK3881P	Z80-PIO	Ceramic	2.5 MHz	
MK3881N-4	Z80A-PIO	Plastic	4.0 MHz	0° to 70°C
MK3881P-4	Z80A-PIO	Ceramic	4.0 MHz	
MK3881P-10	Z80-PIO	Ceramic	4.0 MHz	-40° to +85°C