





DUAL 128 BIT

MOS Static Shift Register**MK 1002 L****MOSTEK****DESCRIPTION**

The MK 1002 is a P-channel MOS static shift register utilizing ion implant, low-threshold voltage processing to achieve full TTL/DTL compatibility. Each of the two independent 128-bit sections has a built-in clock generator to generate three internal clock phases from a single-phase TTL level external input.

Shifting data into the register is accomplished while the clock input is low. Output data appears following the positive-going clock edge. Data in each register can be held indefinitely by maintaining the clock input high.

FUNCTIONAL DIAGRAM**PIN CONNECTIONS****TIMING****PACKAGE**

NOTES
A ALL DIMENSIONS IN INCHES UNLESS OTHERWISE SPECIFIED
B ALL LEADS WELDABLE AND SOLDERABLE

ABSOLUTE MAXIMUM RATINGS

Supply Voltage, V_{DD}	$V_{SS} - 10.0\text{ V}$
Supply Voltage, V_{EE}	$V_{SS} - 20.0\text{ V}$
Voltage at any Input or Output	$V_{SS} + 0.3\text{ V}$ to $V_{SS} - 10.0\text{ V}$
Operating Free-air Temperature Range	0°C to $+75^{\circ}\text{C}$
Storage Temperature Range	-55°C to $+150^{\circ}\text{C}$

RECOMMENDED OPERATING CONDITIONS ($0^{\circ}\text{C} \leq T_A \leq 75^{\circ}\text{C}$)

		PARAMETER	MIN	TYP	MAX	UNITS	CONDITIONS
POWER	V_{SS}	Supply Voltage	4.75	5.0	5.25	V	$V_{DD} = 0\text{ V}$
	V_{EE}	Supply Voltage ⁽¹⁾	−12.6	−12.0	−11.4	V	
INPUTS	V_{IL}	Input Voltage, Logic 0 ⁽²⁾		0	$V_{SS}-4$	V	
	V_{IH}	Input Voltage, Logic 1	$V_{SS}-1$	5.0	V_{SS}	V	
INPUT TIMING	f_{ϕ}	Clock Repetition Rate	DC		1	MHz	See Timing Diagram
	$t_{\phi P}$	Clock Pulse Width	0.35		10	μs	
	$t_{\phi d}$	Clock Pulse Delay	0.4			μs	
	$t_{\phi r}$	Clock Pulse Risetime	.010		0.2	μs	
	$t_{\phi f}$	Clock Pulse Faltime	.010		0.2	μs	
	t_{dld}	Data Leadtime	50			ns	
	t_{dlg}	Data Lagtime	200			ns	

ELECTRICAL CHARACTERISTICS

($V_{SS} = +5 \pm 0.25\text{V}$, $V_{EE} = -12 \pm 0.6\text{V}$, $V_{DD} = 0\text{V}$, $T_A = 0^{\circ}\text{C}$ to $+75^{\circ}\text{C}$, unless otherwise noted.)

		PARAMETER	MIN	TYP ³	MAX	UNITS	CONDITIONS
POWER	I_{SS}	Power Supply Current, V_{SS}		14	25	mA	$f_{\phi} = 1\text{ MHz}$ Inputs & Outputs open
	I_{EE}	Power Supply Current, V_{EE}		5	10	mA	
INPUTS	C_i	Input Capacitance, any Input Clock		6 12	10 20	pF pF	$V_I = V_{SS}$, $f = 1\text{ MHz}$ $T_A = 25^{\circ}\text{C}$
	I_{IL}	Input Current, Logic 0, Data Clock	− 0.6		− 40 − 3.2	μA mA	$V_I = V_{SS} - 5\text{V}$
	I_{IH}	Input Current, Logic 1, Any Input			40	μA	$V_I = V_{SS}$
OUTPUTS	V_{OL}	Output Voltage, Logic 0 ⁽³⁾	$V_{SS} - 1$		0.4	V	$I_L = -1.6\text{ mA}$
	V_{OH}	Output Voltage, Logic 1 ⁽³⁾				V	$I_L = +100\text{ }\mu\text{A}$
DYNAMIC CHAR.	t_{DLH}	Output Delay, Low to High ⁽³⁾			450	ns	See Timing Diagram
	t_{DHL}	Output Delay, High to Low ⁽³⁾			450	ns	
	t_{VOR}	Output Voltage Rise Time ⁽³⁾		100	150	ns	
	t_{VOF}	Output Voltage Fall Time ⁽³⁾		100	150	ns	

NOTES:

- Other supply voltages are permissible providing that supply and input voltages are adjusted to maintain the same potential relative to V_{SS} , e.g., $V_{SS} = 0\text{V}$, $V_{DD} = -5 \pm 0.25\text{V}$, $V_{EE} = -17 \pm 0.85\text{V}$.
- Pull-up resistances to $+5\text{V}$ are provided internally at Clock Input.
- At $T_A = 25^{\circ}\text{C}$.