


QUAD 2-INPUT "NAND" GATE
WITH OPEN COLLECTOR

MCBC5400/MCB5400F series


MCBC5401*
MCB5401F*



1/4 OF CIRCUIT SHOWN



This device consists of four 2-input NAND gates with no output pullup network that is produced using beam lead sealed junction technology. These devices are particularly useful in highly reliable systems using hybrid beam lead assembly techniques, or standard flat package assembly techniques.



Positive Logic: $3 = \overline{1 \cdot 2}$

Negative Logic: $3 = \overline{1 + 2}$


Input Loading Factor = 1
Output Loading Factor = 10

Total Power Dissipation = 40 mW typ/pkg

Propagation Delay Time = 35 ns typ

VOLTAGE WAVEFORMS AND DEFINITIONS

SWITCHING TIME TEST CIRCUIT




$t_+ = 12$ ns
 $t_- = 6.0$ ns
PRF = 1.0 MHz, 50% duty cycle
Generator $Z_{out} = 50$ ohms

$R_L = 400$ ohms for t_{pd-} test.
 4.0 k ohms for t_{pd+} test.

$C_T = 15$ pF = total parasitic capacitance, which includes probe, wiring, and load capacitances.

High impedance probes (>1.0 megohm) must be used for tests.




*F suffix = 1/4" x 1/4" ceramic package (Case 651). MCBC-prefixed devices are unencapsulated. Beam numbers are the same as the pin numbers for flat-packaged devices. See General Information section for package and chip details.

MCBC5401, MCB5401F (continued)

ELECTRICAL CHARACTERISTICS

Test procedures are shown for only one gate. The other gates are tested in the same manner. Further, test procedures are shown for only one input of the gate under test. To complete testing, sequence through remaining inputs.



TEST CURRENT/VOLTAGE VALUES (All Temperatures)																	
Volts																	
mA																	
I _{OL} V _{IL} V _{IH} V _{IHH} V _{R1} V _{R2} V _{th1} V _{th0} V _{CEX} V _{CC} V _{CCL} V _{CCH}																	
16 0.4 2.4 5.5 4.5 5.0 2.0 0.8 5.5 5.0 4.5 5.5																	
TEST CURRENT/VOLTAGE APPLIED TO PINS LISTED BELOW:																	
I _{OL} V _{IL} V _{IH} V _{IHH} V _{R1} V _{R2} V _{th1} V _{th0} V _{CEX} V _{CC} V _{CCL} V _{CCH}																	
Gnd 11* 4 2,11* 2,11* 11* 11* 11 1,2,11* 11 11																	
Test Limits																	
MCBC5401/MCB5401F																	
-55 to +125°C																	
Pin Under Test																	
Symbol																	
I _F																	
I _{R1}																	
I _{R2}																	
V _{OL}																	
I _{CEX}																	
I _{PDH}																	
I _{PDL}																	
Pulse In Pulse Out																	
1 3																	
15** ns																	
1,3																	
1 3																	
45** ns																	
1,3																	
1 3																	
45** ns																	
1,3																	
1 3																	
45** ns																	
1,3																	
1 3																	
45** ns																	
1,3																	
1 3																	
45** ns																	
1,3																	
1 3																	
45** ns																	
1,3																	
1 3																	
45** ns																	
1,3																	
1 3																	
45** ns																	
1,3																	
1 3																	
45** ns																	
1,3																	
1 3																	
45** ns																	
1,3																	
1 3																	
45** ns																	
1,3																	
1 3																	
45** ns																	
1,3																	
1 3																	
45** ns																	
1,3																	
1 3																	
45** ns																	
1,3																	
1 3																	
45** ns																	
1,3																	
1 3																	
45** ns																	
1,3																	
1 3																	
45** ns																	
1,3																	
1 3																	
45** ns																	
1,3																	
1 3																	
45** ns																	
1,3																	
1 3																	
45** ns																	
1,3																	
1 3																	
45** ns																	
1,3																	
1 3																	
45** ns																	
1,3																	
1 3																	
45** ns																	
1,3																	
1 3																	
45** ns																	
1,3																	
1 3																	
45** ns																	
1,3																	
1 3																	
45** ns																	
1,3																	
1 3																	
45** ns																	
1,3																	
1 3																	
45** ns																	
1,3																	
1 3																	
45** ns																	
1,3																	
1 3																	
45** ns																	
1,3																	
1 3																	
45** ns																	
1,3																	
1 3																	
45** ns																	
1,3																	
1 3																	
45** ns																	
1,3																	
1 3																	
45** ns																	
1,3																	
1 3																	
45** ns																	
1,3																	
1 3																	
45** ns																	
1,3																	
1 3																	
45** ns																	
1,3																	
1 3																	
45** ns																	
1,3																	
1 3																	
45** ns																	
1,3																	
1 3																	
45** ns																	
1,3																	
1 3																	
45** ns																	
1,3																	
1 3																	
45** ns																	
1,3																	
1 3																	
45** ns																	
1,3																	
1 3																	
45** ns																	
1,3																	
1 3																	
45** ns																	
1,3																	
1 3																	
45** ns																	
1,3																	
1 3																	
45** ns																	
1,3																	
1 3																	
45** ns																	
1,3																	
1 3																	
45** ns																	
1,3																	
1 3																	
45** ns																	
1,3																	
1 3																	
45** ns																	
1,3																	
1 3																	
45** ns																	
1,3																	
1 3																	
45** ns																	
1,3																	
1 3																	
45** ns																	
1,3																	
1 3																	
45** ns																	
1,3																	
1 3																	
45** ns																	
1,3																	
1 3																	
45** ns																	
1,3																	
1 3																	
45** ns																	
1,3																	
1 3																	
45** ns																	
1,3																	
1 3																	
45** ns																	
1,3																	
1 3																	
45** ns																	
1,3																	
1 3																	
45** ns																	
1,3																	
1 3																	
45** ns																	
1,3																	
1 3																	
45** ns																	
1,3																	
1 3																	
45** ns																	
1,3																	
1 3																	
45** ns																	
1,3																	
1 3																	
45** ns																	
1,3																	
1 3																	
45** ns																	
1,3																	
1 3																	
45** ns																	
1,3																	
1 3																	
45** ns																	
1,3																	
1 3																	
45** ns																	
1,3																	
1 3																	
45** ns																	
1,3																	
1 3																	
45** ns																	
1,3																	
1 3																	
45** ns																	
1,3																	
1 3																	
45** ns																	
1,3																	
1 3																	
45** ns																	
1,3																	
1 3																	
45** ns																	
1,3																	
1 3																	
45** ns																	
1,3																	
1 3																	
45** ns																	
1,3																	
1 3																	
45** ns																	
1,3																	
1 3																	
45** ns																	
1,3																	
1 3																	
45** ns																	
1,3																	
1 3																	
45** ns																	
1,3																	
1 3																	
45** ns																	
1,3																	
1 3																	
45** ns																	
1,3																	
1 3																	
45** ns																	
1,3																	
1 3																	
45** ns																	
1,3																	
1 3																	
45** ns																	
1,3																	
1 3																	
45** ns																	
1,3																	
1 3																	
45** ns																	
1,3																	
1 3																	
45** ns																	
1,3																	
1 3																	
45** ns																	
1,3																	
1 3																	
45** ns																	
1,3																	
1 3																	
45** ns																	
1,3																	
1 3																	
45** ns																	
1,3																	
1 3																	
45** ns																	
1,3																	
1 3																	
45** ns																	
1,3																	
1 3																	
45** ns																	
1,3																	
1 3																	
45** ns																	
1,3																	
1 3																	
45** ns																	
1,3																	
1 3																	
45** ns																	
1,3																	
1 3																	
45** ns																	
1,3																	
1 3																	
45** ns																	
1,3																	
1 3																	
45** ns																	
1,3																	
1 3																	
45** ns																	
1,3																	
1																	

*Ground inputs to gates not under test.
**Tested only at 25°C.