
MC9300/MC8300 series

DUAL 4-CHANNEL DATA SELECTOR

MC9309L* MC8309L,P*




This device consists of two four-channel data selectors with common control lines, constructed from high-level AND-OR-INVERT gates with active pullup outputs, and low-level inverters on the control inputs. By selecting one of four logic combinations, information on one of the four data inputs will be routed to the complementary outputs.

Data selectors are useful in applications where digital data is to be routed from one of several registers or locations to another register or location for processing.


The MC9309/8309 may be cascaded to multiple levels so that any number of lines can be multiplexed onto a single output buss.

TYPICAL PROPAGATION DELAY TIMES (ns) $T_A = 25^{\circ}C$ INPUT Ī CONDITIONS z 24 16 X0 = X2 = X3 = logic "0", X1 = logic "1". A and B are defined 17 9 X1 by the logic equations.

LOW-LEVEL INVERTER



HIGH-LEVEL "AND-OR-INVERT" GATE (Complementary Outputs)



L suffix = 16-pin dual in-line ceramic package (Case 620).
P suffix = 16-pin dual in-line plastic package (Case 612).

MC9309, MC8309 (continued)

ELECTRICAL CHARACTERISTICS Test procedures are shown for only one input and one output. Test other inputs and outputs in a similar manner according to the truth table. Additionally, test all input-output combinations according to the truth table.

		INP	INPUTS			DOUT	OUTPUTS		INP	INPUTS		OUT	OUTPUTS
4	8	0X	×	X2	X3	2	2	٧٥	7	۲2	۲3	3	∣≥
0	0	0	φ	Ф	Ф	0	-	0	Ф	φ	φ	0	-
0	0	-	0	0	Ф	-	0	-	0	φ	Ð	-	0
_	0	φ	0	0	Ф	0	-	Φ	0	ф	Φ	0	-
_	0	Φ	-	0	φ	-	0	Ф	-	Φ	φ	-	0
0	-	0	Ф	0	φ	0	-	0	0	0	Φ	0	-
0	-	0	Φ	-	φ	-	0	Ф	Ф	-	0	-	0
_	-	Ф	Ф	•	0	0	-	Ф	Φ	ф	0	0	-
_	-	φ	φ	φ	-	-	0	Ф	φ	ф	-	,-	0

				£ 5 5 5 6 6 7 6 6 7 6 7 6 7 6 7 6 7 6 7 6	~ a 2 × × × × × × × × × × × × × × × × × ×		Z 7 15 W	15 -17					_															
				2										Ш				1	STCU	RENI	NOLTA	TEST CURRENT/VOLTAGE VALUES	UES					L,
				9 1			 3	2					8	Ш			Ą			П				Volts				
							7					Te	Temperature	1011	1 10L2		10L3 10L4 10H1 10H2	IOH1	OH2	0	٧.	- H	VF.		VCC VCCL	CL	VCCH VIHX	×
) -85°C	-	\perp	\rightarrow	1	-1.2	-1.08	1	0.80	2.0	0.4	\perp	\mapsto		Н	П
											MC	MC9309	20c+ >			-	\rightarrow	-1.2	-1.08	-10	0.90	1.7	0.4	_	5.0 4.5	4	2.4	
													(+125°C	12.4	4 11.2	2 16.0	14.4	1.2	-1.08	1	0.80	4.	0.4 4.5	1	4.5	5.5	1 1	1
											MC	MC8309	425°C	-	-	+-	-	-1.2	8	-10	0.85	8.1	0.45	\rightarrow	+	+-	1	Τ.
													1+75°C	-	-	-	1-	-1.2	-1.08	1	0.85	1.6	0.45 4.5	1	4.75	5.25	+	_
				MC9309	9 Test	Test Limits		L		MC830	MC8309 Test Limits	imits		-			TEST	IRRE	TVO	TAGE	APPLIE	TEST CLIBBENT/VOLTAGE APPLIED TO PINS LISTED BELOW:	51 151	ED B	Š			1
	_	Inday	-55°C	_	+25°C	7	+125°C	Ľ	000	+25°C	ွ	+75°C	٥	1	-								2	}	1		-	_
Characteristic	Symbol	Test Min		Max Min	n Max	Z.	Max	Ā	Max	Σ	×	Min	Max	Unit 101	1011 1012	2 1013	JOL3 JOL4 JOH1 JOH2	IOH1	ЮН2	٥	٧.	VII.	VF VR	_	VCC VCCL	נר	VCCH VIHX	N Gnd
Input Forward Current	4	3	1	-1.6	-1.6	9	-1.6	-	-1.6	1	9.1-	1	-1.6 m	mAdc ~	1	1	1	1	-	ı	-		3	-	-	16	1	8
Leakage Current	æ	m	1	- 09	9	1	99	1	9	1	99	1	/π 09	μAdc –	_	1	1	-	1	1	1	,	1	3		16	<u></u>	
Clamp Voltage	۸p	3			-1.5	- 2		1	ı	1	-1.5	-	^	- DAC	-	1	1	1	1	3	-	1	-	- 1	- 91	-	Ľ	8
Output Output Voltage	VOL1	2	1 1	0.4	0.4	11	0.4	1.1	0.45	1 1	0.45	0 -	0.45 V 0.45 V	Vdc 1	2	1 1	1 1	L I	1.1	1.1	6,13	3,6	1.1	1.1	- 16 - 16	0.0	1 1	8 8
	V0L2	1 2		0.4	0.4	1 1	0.4	1 1	0.45 0.45	1 1	0.45	1 1	0.45 V 0.45 V	Vdc -	1 1		1 2	1 1	_		6,13 13	3,6	_	_		16	-	8 8
	нОΛ	1 2	2.4	- 2.4	- 4	2.4	1 1	2.4	1 1	2.4	1 1	2.4	> > <u></u>	Vdc -	1 1	1 1	1 1	1	2	1 1	13 6,13	3,6 3	_	-	- 16 - 16	6	-	8 8
Power Requirements (Total Device) Power Supply Drain	PDH	91		1	40	1	1		ı	1	6	1	Ē	mAdc -	1	1	1	1	-	ı	1	3,4,5,6, 7,9,10, 11,12,13	1	-	1 1	1	ı	•
Switching Parameters				_	_	L	_					-	_	4	Pulse In	Puls	Pulse Out							_	_	L	_	-
Turn-On Delay	-bd-	13/15		 -	\dashv		1	1	1	i	æ	1	-	uş.	13		15	1	,	,	1	ı	1	-		1	+	
Turn-Off Delay	tpd+	13/15	-	<u> </u>	33	_	_	1	-	7	8	7	_	Su	13		15	1	_	1	1	,	-	- 1	- 91	<u> </u>	11	3,8,9,10,12

INPUT and OUTPUT LOADING FACTORS with respect to MTTL and MDTL families

	MC9309 INPUT LOADING	MC9 OUT LOADING	PUT
FAMILY	FACTOR	Z	Z
MC9300 MC500 MC2100 MC3100 MC4300 MC5400 MC930*	1.0 1.06 0.7 0.7 1.0 1.0 Fan-Out = 2 (6.0 k ohm pullup) Fan-Out = 8 (2.0 k ohm pullup)	10 10.6 7.0 7.0 10 7.75 9.4	9.0 9.5 6.3 6.3 9.0 7.0 8.4

	MC8309	MC8	309
	INPUT	OUT	PUT
	LOADING	LOADING	FACTOR
FAMILY	FACTOR	Z	Ī
MC8300	1.0	10	9.0
MC400	1.0	9.0	8.1
MC2000	0.6	6.0	5.4
MC3000	0.7	7.4	6.6
MC4000	1.0	10	9.0
MC7400	1.0	8.75	7.8
MC830*	Fan-Out = 2 (6.0 k ohm pullup)	10.8	9.7
	Fan-Out = 8		
	(2.0 k ohm pullup)		

^{*}Due to logic "1" state drive limitations of the MDTL family.

SWITCHING TIME TEST CIRCUIT AND VOLTAGE WAVEFORMS

