

4-BIT BINARY FULL ADDER

MC5400/7400 series


MC5483L*
MC7483L,P*

INPUT								OUTPUT					
								When $C_{in} = 0$			When $C_{in} = 1$		
A1	B1	A2	B2	S1	S2	C2		S1	S2	C2	S1	S2	C2
A3	B3	A4	B4	S3	S4	C _o		S3	S4	C _o	S3	S4	C _o
0	0	0	0	0	0	0		1	0	0	0	0	0
1	0	0	0	1	0	0		0	1	0	1	0	0
0	1	0	0	1	0	0		0	1	0	1	0	0
1	1	0	0	0	1	0		1	1	0	1	1	0
0	0	1	0	0	1	0		1	1	0	1	1	0
1	0	1	0	1	1	0		0	0	0	0	1	1
0	1	1	0	1	1	0		0	0	0	0	1	1
1	1	1	0	0	0	1		1	1	0	1	0	1
0	0	0	1	0	1	0		1	1	0	1	1	0
1	0	0	1	1	1	0		0	0	0	0	1	1
0	1	0	1	1	1	0		0	0	0	0	1	1
1	1	0	1	0	0	1		1	1	0	1	0	1
0	0	1	1	0	0	1		1	1	0	1	1	0
1	0	1	1	1	0	1		0	1	0	1	1	1
0	1	1	1	1	0	1		0	1	0	1	1	1
1	1	1	1	0	1	1		1	1	1	1	1	1

This device performs the logical addition of two 4-bit binary numbers. The Sum outputs for each bit and the Carry from the fourth bit (C₄) are provided. A look-ahead carry is provided internally, utilizing a Darlington-connected serial carry within each bit.

Low and high-level inverters and gates are used in the construction of the MC5483/7483 to maximize output drive capability and minimize power dissipation.

Input conditions at A1, A2, B1, B2, and C_{in} are used to determine outputs S1 and S2, and the value of the internal carry, C2. The values at C2, A3, B3, A4, and B4 are then used to determine outputs S3, S4, and C_{out}.



Input Loading Factor:
A1, A3, B1, B3, C₀ = 4
A2, A4, B2, B4 = 1

Output Loading Factor:
S1, S2, S3, S4 = 10
C_{out} = 5


Total Power Dissipation = 390 mW typ/pkg
Propagation Delay Time = 35 ns typ

* L suffix = 16-pin dual in-line ceramic package (Case 620).
P suffix = 16-pin dual in-line plastic package (Case 612).

MC5483L, MC7483L,P (continued)

ELECTRICAL CHARACTERISTICS


Test procedures are shown for only one set of input conditions. To complete testing, sequence through remaining input conditions according to the truth table.

[illegible]

* * Tested only at 25°C.

MC5483L, MC7483L,P (continued)

SWITCHING TIME TEST CIRCUIT AND VOLTAGE WAVEFORMS



SWITCHING TIME TEST PROCEDURES ($T_A = 25^\circ\text{C}$)


(Letters shown in output columns refer to waveforms. Dash indicates pin left open.)

TEST	FROM INPUT	TO OUTPUT	INPUT										OUTPUT						R _T Ohms	LIMITS (ns)	
			A4 Pin 1	A3 Pin 3	B3 Pin 4	B2 Pin 7	A2 Pin 8	A1 Pin 10	B1 Pin 11	C0 Pin 13	B4 Pin 16	S1 Pin 9	S2 Pin 6	S3 Pin 2	S4 Pin 15	C4 Pin 14	Max				
t _{pd+}	C0	S1	—	—	—	Gnd	Gnd	2.4 V	Gnd	—	—	Y	—	—	—	—	400	34			
t _{pd-}			—	—	—	Gnd	Gnd	2.4 V	Gnd	—	—	Y	—	—	—	—	—	400	40		
t _{pd+}	C0	S2	—	—	—	Gnd	2.4 V	2.4 V	Gnd	—	—	—	Y	—	—	—	400	38			
t _{pd-}			—	—	—	Gnd	2.4 V	2.4 V	Gnd	—	—	—	Y	—	—	—	—	400	42		
t _{pd+}	C0	S3	—	2.4 V	Gnd	Gnd	2.4 V	2.4 V	Gnd	—	—	—	—	Y	—	—	400	50			
t _{pd-}			—	2.4 V	Gnd	Gnd	2.4 V	2.4 V	Gnd	—	—	—	—	Y	—	—	—	400	60		
t _{pd+}	C0	S4	2.4 V	2.4 V	Gnd	Gnd	2.4 V	2.4 V	Gnd	—	Gnd	—	—	—	Y	—	400	55			
t _{pd-}			2.4 V	2.4 V	Gnd	Gnd	2.4 V	2.4 V	Gnd	—	Gnd	—	—	—	Y	—	—	400	55		
t _{pd+}	C0	C4	2.4 V	2.4 V	Gnd	Gnd	2.4 V	2.4 V	Gnd	—	Gnd	—	—	—	①	Z	780	48			
t _{pd-}			2.4 V	2.4 V	Gnd	Gnd	2.4 V	2.4 V	Gnd	—	Gnd	—	—	—	—	①	Z	780	32		
t _{pd+}	A2	S2	—	—	—	Gnd	—	Gnd	Gnd	Gnd	—	—	Z	—	—	—	400	40			
t _{pd-}			—	—	—	Gnd	—	Gnd	Gnd	Gnd	—	—	Z	—	—	—	—	400	35		
t _{pd+}	B2	S2	—	—	—	—	Gnd	Gnd	Gnd	Gnd	—	—	Z	—	—	—	400	40			
t _{pd-}			—	—	—	—	Gnd	Gnd	Gnd	Gnd	—	—	Z	—	—	—	—	400	35		
t _{pd+}	A4	S4	—	Gnd	Gnd	—	—	—	—	—	Gnd	—	—	—	Z	—	400	40			
t _{pd-}			—	Gnd	Gnd	—	—	—	—	—	Gnd	—	—	—	—	Z	—	400	35		
t _{pd+}	B4	S4	Gnd	Gnd	Gnd	—	—	—	—	—	—	—	—	—	Z	—	400	40			
t _{pd-}			Gnd	Gnd	Gnd	—	—	—	—	—	—	—	—	—	—	Z	—	400	35		


① Apply load circuit of same configuration as load of Switching Time Test Circuit.

This full adder is constructed using gates and inverters interconnected as shown by the logic diagram.


"AND-OR-INVERT" GATE WITH DARLINGTON OUTPUT




LOW-LEVEL INVERTER



HIGH-LEVEL INVERTER



LOW-LEVEL "AND-OR-INVERT" GATE



HIGH-LEVEL "AND-OR-INVERT" GATE

