4-BIT BINARY FULL ADDER


# MC5483L\* MC7483L,P\*

6-	INF	TU		OUTPUT											
				When Cin =	0 /		When Cin = 1								
						When 22 = 0	When C2 =								
A1/	B1 /	A2/	B2/	S1 /	S2 /	C2 /	S1 /	S2 /	C2 /						
/A3	/вз	/A4	/в4	<b>/</b> S3	<b>S4</b>	/c <sub>o</sub>	<b>S</b> 3	<b>S</b> 4	/c <sub>c</sub>						
0	0	0	0	0	0	0	1	0	0						
1 .	0	. 0	0	1	0	0	0	- 1	0						
0	1	0	0	1	0	0	0	1	0						
1.	1	0	0	0	1.	0	1	1	0						
0	0	1	0	0	1	0	1	1	0						
1	0	1	0	- 1	1	0	0	0	1						
0	1	1	0	. 1	1	0	0	0	1						
1	1	- 1	0	0	0	1	1	0	1						
0	0	0	1	0	1	0	1	1	0						
1	0	0	1	1	1	0	0	0	1						
0	1	0	1	1	1 .	0	0	0	1						
1	1	0	1	0	0	1	1	0	1						
0	0	- 1	1	0	0	1	1	0	1						
1	0	1	1	. 1	0	1	0	1	1 1						
0	1	1	1	1	0	1	0	1	1						
1	1	1	1	0	1	1	1	1	1.						

This device performs the logical addition of two 4-bit binary numbers. The Sum outputs for each bit and the Carry from the fourth bit (C4) are provided. A look-ahead carry is provided internally, utilizing a Darlington-connected serial carry within each bit.

Low and high-level inverters and gates are used in the construction of the MC5483/7483 to maximize output drive capability and minimize power dissipation.

Input conditions at A1, A2, B1, B2, and  $C_{in}$  are used to determine outputs S1 and S2, and the value of the internal carry, C2. The values at C2, A3, B3, A4, and B4 are then used to determine outputs S3, S4, and  $C_{OUt}$ .



Input Loading Factor:
A1, A3, B1, B3, C0 = 4
A2, A4, B2, B4 = 1
Output Loading Factor:
S1, S2, S3, S4 = 10

S1, S2, S3, S4 = 10 Cout = 5 Total Power Dissipation = 390 mW typ/pkg

Propagation Delay Time = 35 ns typ

<sup>\*</sup>L suffix = 16-pin dual in-line ceramic package (Case 620).
P suffix = 16-pin dual in-line plastic package (Case 612).

## MC5483L, MC7483L,P (continued)

### **ELECTRICAL CHARACTERISTICS**

Test procedures are shown for only one set of input conditions. To complete testing, sequence through remaining input conditions according to the truth table.

0 13	CO	S1	9 0
0 11	A1 B1	S2	6_0
0 7	A2 B2	s3	2_0
0 4	A3 B3	S4	15_0
0 16	A4	C4	14_0
	0.7		

		n	A		Voits									
	IOL1	IOL2	юнт	IOH2	VIL	VIH	VIHH	VR	V <sub>th</sub> 1	V <sub>th D</sub>	VCCL	Vccн		
MC5483	16	8.0	-0.4	-0.2	0.4	2.4	5.5	4,5	2.0	0.8	4.5	5.5		
MC7483	16	8.0	-0.4	-0.2	0.4	2.4	5.5	4.5	2.0	0.8	4.75	5.25		

		Pin Under		483 Test 5 to +12			483 Test			0.0	-0.4		CURRENT	/VOLTAG	SE APPLI	ED TO PINS	LISTED	BELOW:		5.25	
Characteristic	Symbol	Test	Min	Max	Unit	Min	Max	Unit	POLI	IOL2	<sup>1</sup> 0H1	l <sub>OH2</sub>	VIL	VIH	VIHH	VR	Vth 1	V <sub>th</sub> 0	VCCL	VCCH	Gnd
nput Forward Current	1 <sub>F</sub>	1	_	-1.6	mAde		-1.6	mAde	-	_	-		1	_		_		2.0			12
Forward Corrent	·F	3	-	-6.4	MAGE	-	-6.4	made	-	2			3			4,7,8			10		12
		4	-	-6.4		-	-6.4						4	_	-	3,7,8		100			
		7	-	-1.6		2	-1.6					0	7	15		3,7,8		12			
		8	3	-1.6		3	-1.6		100	-		0.1	8		100					1 1	
		10	120	-6.4			-6.4						10	12		11,13		- 5	101		
		11	-	-0.4	1	1.7	1				-		11	_		10,13			-		
		13			1	-					G.		13			10,11		3		5	1 1
		16	2	-1.6	+		-1.6				31		16		-3	-			-		
Leakage Current	181	1	- 3	40	μAdc		40	uAdc	-	-	-	-	-	1	-	-	-		-	- 5	12
Leakage Current	181	3	- 31	160	mount.	_ 1	160	proc					-0.0	3	-			=		1	4,7,8,1
		4	-	160		2	160				-	_		4	-		_		-		3,7,8,1
	l	7	-	40	1 1	-	40							7	-			-			12
		8		40		2	40							8		12					12
		10	3	160	1 1	3	160							10	-	- 12			-	1 1	11,12,1
		11		160	1 1		100				0.		0.	11		-					10,12,
		13			1 1		1						3	13				3	-		10,11,
		16	8	40		5	40			2		-	-	16	-				0	+	12
	1-0	1	-	1.0	mAdc		1.0	mAdc	-	0	-	-	-	-	1	8-3	-	-	_	5	12
	1R2	3	3	1.0	metuc		1.0	HIMIGE							3	-			-	-	4,7,8,1
		4			1								- Q.,		4			0.0		11	3.7,8,1
		7		{	1										7			3	1		12
			5	1	1 1	-					_	_			8			101	3		12
		8	-	1	l i	-					-				10						11,12,1
		10	_	1						-		-		100	11		-	=		5 5	10,12,1
		11	_						_			_	_		13	-		(C)			10,12,1
		13 16	_	1	*	0	+	+					_	_	16	_	-		-		12
lutput				2.5			100			<b>†</b>		$\vdash$								<b>†</b>	- 60
Output Voltage	VOL	2	-	0.4	Vdc	-	0.4	Vdc	2	-	-	-	-	-	-	0=1	-	1,3,4,7,8,16	5	-	12
		6	-			-			6	-	-	-	-	-	-	-	-	7,8,10,11,13		-	1
		9	-			-			9	-	-	-	-		-	_	-	7,8,10,11,13	1	-	
		14	-	1	1	-			_	14	-	-	-	-	-	-	-	1,16			
	_	15	-		7	-	-	7	15	-	-	-	7.1	-		-	-	1,3,4,7,8,16	4	1	1
	VOH	2	2.4	-	Vdc	2.4	-	Vdc	-	-	2	-	-	-	-	-	3	1,4,7,8,16	5		12
		6		-			-	1	-	-	6	-	1-	-	-	-	10,11	7.8,13			
		9		-	- 9 - 4 - 4		10,11,13														
		14		-			-		-	~	-	14	-	-	-	-	1,16	3,4	-		
		15	-	-		1	-		-	-	15	-	-	1940	-	-	3,7,8	1,4,16			
Short-Circuit Current	Isc	2	-20	-55	mAdc	-18	-55	mAdc	~	-	-	~	-	-		1,3,4,7,8, 10,11,13,16		-		1	2,12
	'	6		1			1		-	-	=	-	-	-	-		-	-	×		6,12
		9							-	-	-	-	-	-	-		-	-	-		9,12
		14	1	-70	1		-70	1	~	-	-	- teni	t-	~	-		-	-	1-		12,14
	L	15	- 1	-55			-55	7	04	-	-	-	-	-	-	1	.6	1-8	$\sim$	)	12,15
ower Requirements (Total Device) Power Supply Drain	IPD	16	15	110**	mAdc	-	128**	mAdc	1	-		-	_	-		1,3,8,10		-		5	4,7,11,12

<sup>\*\*</sup>Tested only at 25°C.

#### SWITCHING TIME TEST CIRCUIT AND VOLTAGE WAVEFORMS \*The coax delays from input to scope and output to scope must be matched. The scope must be terminated in 50-ohm impedance. The 950-ohm resistor and the scope termination impedance constitute a 20:1 attenuator probe. Coax shall be CT-070-50 or equivalent. Vсс 2.4 V Coax Coax C<sub>T</sub> = 15 pF = total parasitic capacitance, which includes probe, wiring, and load capacitances. 13 CO 10 S1 950 950 ±1.0% } Α1 ±1.0% 11 6 В1 S2 8 TPout A2 7 B2 PULSE **S3** MMD6150 3 A3 GENERATOR 15\_0 or Equiv **S4** вз t+ = 19.2 to 36 ns **≶**50 1 Α4 MMD7000 or Equiv 14 t- = 7.2 to 12 ns 16 C4 В4 PW = 200 ns PRF = 1.0 MHz Z<sub>out</sub>≈50 ohms -3.0 V 90% 1.5 V 10% 0 V -t<sub>pd</sub>--t<sub>pd+</sub> 2.4 V min 1.5 V TPout 0.4 V max GND -t<sub>pd+</sub> -tpd-2.4 V min TPout Z

### SWITCHING TIME TEST PROCEDURES ( $T_A = 25^{\circ}C$ )

0.4 V max GND

1.5 V

(Letters shown in output columns refer to waveforms. Dash indicates pin left open.)

			L				INPU	T						OUTP				
TEST	FROM INPUT	TO OUTPUT	A4 Pin 1	A3 Pin 3	B3 Pin 4	B2 Pin 7	A2 Pin 8	A1 Pin 10	B1 Pin 11	C0 Pin 13	B4 Pin 16	S1 Pin 9	S2 Pin 6	S3 Pin 2	S4 Pin 15	C4 Pin 14	R <sub>T</sub> Ohms	LIMITS (ns Max
tpd+	C0	S1	_	_	_	Gnd	Gnd	2.4 V	Gnd	_		Y		_	_		400	34
t <sub>pd-</sub>		3.	-			Gild	Gild	2.4 V	Gild	_	_		_		_	_	400	40
t <sub>pd+</sub>	CO	S2	_	_		Gnd	2.4 V	2.4 V	Gnd			_	Y	_			400	38
t <sub>pd-</sub>		52				]	•		00				Ι΄.				700	42
<sup>t</sup> pd+	CO	S3	_	2.4 V	Gnd	Gnd	2.4 V	2.4 V	Gnd		_	_	Γ_	Υ	1	_	400	50
t <sub>pd</sub> -																		60
<sup>t</sup> pd+	co	S4	2.4 V	2.4 V	Gnd	Gnd	2.4 V	2.4 V	Gnd	_	Gnd	_	_	_	Y	_	400	55
<sup>t</sup> pd-																		55
<sup>t</sup> pd+	co	C4	2.4 V	2.4 V	Gnd	Gnd.	2.4 V	2.4 V	Gnd	_	Gnd	_	_	_	①	z	780	48
<sup>t</sup> pd-																		32
t <sub>pd+</sub>	A2	S <b>2</b>	_	_	_	Gnd	_	Gnd	Gnd	Gnd	_	_	z	_		_	400	40
<sup>t</sup> pd-																		35
<sup>t</sup> pd+	В2	S2	_	_	_	_	Gnd	Gnd	Gnd	Gnd	_	_	z	_			400	40
<sup>t</sup> pd-																		35
<sup>t</sup> pd+	A4	S4	_	Gnd	Gnd	_	_	_	-	_	Gnd	_	_	_	z	_	400	40
t <sub>pd</sub> _												L						35
<sup>t</sup> pd+	В4	S4	Gnd	Gnd	Gnd	_	_	_	_	_	_	_	_	_	z	_	400	40
pd-											1							35

<sup>1</sup> Apply load circuit of same configuration as load of Switching Time Test Circuit.

