


EXPANDABLE DUAL  
2-WIDE 2-INPUT  
"AND-OR-INVERT" GATE

MC5400/7400 series

MC5450 • MC7450

Add Suffix F for TO-86 ceramic package (Case 607).  
Suffix L for TO-116 ceramic package (Case 632).  
Suffix P for TO-116 plastic package (Case 605) MC7450 only.


CIRCUIT SCHEMATIC  
1/2 OF CIRCUIT SHOWN†



VCC = Pin 14 [4]  
Gnd = Pin 7 [11]

†Other half of circuit omits expander inputs.


This device consists of two AND-OR-INVERT gates, one of which OR expandable. Up to four MC5460/7460 expander gates may be ORed with the device at the expander points.



Positive Logic:  
 $Z = (A \cdot B) + (C \cdot D) + (\text{Expanders})$   
Negative Logic:  
 $Z = (A + B) \cdot (C + D) \cdot (\text{Expanders})$

Input Loading Factor = 1  
Output Loading Factor = 10  
Total Power Dissipation = 28 mW typ/pkg  
Propagation Delay Time = 13 ns typ


SWITCHING TIME TEST CIRCUIT AND WAVEFORMS



$C_T = 15 \text{ pF}$  = total parasitic capacitance, which includes probe, wiring, and load capacitances.  
The coax delays from input to scope and output to scope must be matched. The scope must be terminated in 50-ohm impedance. The 950-ohm resistor and the scope termination impedance constitute a 20:1 attenuator probe. Coax shall be CT-070-50 or equivalent.

# MC5450, MC7450 (continued)

[FLAT] DIL  
[ ] PKG  
[ ] Pin



## ELECTRICAL CHARACTERISTICS

Test procedures are shown for only one gate. The other gates are tested in the same manner. Further, test procedures are shown for only one input of the gate under test. To complete testing, sequence through remaining inputs.

$$V = V_{CC} = \text{Pin } 14 \text{ [4]} \\ \text{Gnd} = \text{Pin } 7 \text{ [11]}$$

Characteristic	Symbol	Pin Under Test	TEST CURRENT/VOLTAGE VALUES (All Temperatures)												Pin 11 is provided for 8D leads in addition to the pins listed below:					
			mA						Volts											
			I <sub>OL</sub>	I <sub>OH</sub>	I <sub>X1</sub>	I <sub>X2</sub>	I <sub>X3</sub>	I <sub>X4</sub>	R <sub>EX</sub> ③	V <sub>EX</sub> ①	V <sub>IL</sub>	V <sub>IH</sub>	V <sub>IHH</sub>	V <sub>R1</sub>		V <sub>R2</sub>	V <sub>H1</sub>	V <sub>H0</sub>	V <sub>CC</sub>	V <sub>CLL</sub>
MC5450			16	-0.4	0.41	0.15	-0.15	0.3	138	0.4	0.4	2.4	5.5	4.5	5.0	2.0	0.8	5.0	4.50	5.90
MC7450			16	-0.4	0.62	0.27	-0.27	0.43	130	0.4	0.4	2.4	5.5	4.5	5.0	2.0	0.8	5.0	4.75	5.25
TEST CURRENT/VOLTAGE APPLIED TO PINS LISTED BELOW:																				
Input Forward Current	I <sub>F</sub>	D	-	-	-	-	-	-	-	-	D	-	-	C	-	-	-	-	-	V
Leakage Current	I <sub>R1</sub>	D	-	-	-	-	-	-	-	-	D	-	-	-	-	-	-	-	-	V
	I <sub>R2</sub>	D	-	-	-	-	-	-	-	-	D	-	-	-	-	-	-	-	-	V
Expander Input Current	I <sub>EX</sub>	F ①	-	-	-	-	-	-	-	-	E,F	-	-	-	-	-	-	-	-	V
Base-Emitter Voltage	V <sub>BE</sub>	E ②	Z	Z	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	V
Output Output Voltage	V <sub>OL</sub>	Z	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	V
	Z ③	Z	-	-	-	-	-	-	-	-	E	F	-	-	-	-	-	-	-	V
	V <sub>OH</sub>	Z	2.4	-	Vdc	2.4	-	Vdc	2.4	-	Vdc	2.4	-	Vdc	2.4	-	D	-	-	V
	Z	Z	2.4†	-	Vdc	2.4†	-	Vdc	2.4†	-	Vdc	2.4†	-	Vdc	2.4†	-	-	-	-	V
Short-Circuit Current	I <sub>SC</sub> †	Z	-20	-55	mAdc	-18	-55	mAdc	-18	-55	mAdc	-18	-55	mAdc	-18	-55	-	-	-	V
Power Requirements (Total Device) Power Supply Drain	I <sub>PDH</sub>	V	-	14	mAdc	-	14	mAdc	-	14	mAdc	-	14	mAdc	-	14	-	-	-	V
	I <sub>PDL</sub>	V	-	8.0	mAdc	-	8.0	mAdc	-	8.0	mAdc	-	8.0	mAdc	-	8.0	-	-	-	V
Switching Parameters																				
Turn-On Delay	t <sub>pd-</sub>	D,Z	-	15**	ns	-	15**	ns	-	15**	ns	-	15**	ns	-	15**	-	-	-	V
Turn-Off Delay	t <sub>pd+</sub>	D,Z	-	29**	ns	-	29**	ns	-	29**	ns	-	29**	ns	-	29**	-	-	-	V

\* Ground inputs to gate not under test. † Only one output should be shorted at a time. # Tested only at low temperature limit.  
 \*\* Tested only at 25 °C.  
 ① See Figure 1.  
 ② See Figure 2.  
 ③ See Figure 3.

MC5450, MC7450 (continued)

FIGURE 1 - I<sub>EX</sub> TEST CIRCUIT




FIGURE 2 - V<sub>BE</sub> TEST CIRCUIT




FIGURE 3 - V<sub>OL</sub> TEST CIRCUIT

