4-BIT SHIFT REGISTER


MC5495 • MC7495


Add Suffix F for T0.86 ceramic package (Case 607), Suffix L for T0.116 ceramic package (Case 632), Suffix P for T0-116 plastic package (Case 605) MC7495 only.


Input Loading Factor:


Mode Control = 2 Other Inputs = 1 Output Loading Factor = 10 Total Power Dissipation = 250 mW typ/pkg Propagation Delay Time = 25 ns typ Maximum Shift Frequency = 31 MHz typ The MC5495/7495 performs as a right-shift or left-shift register, or a parallel-in/parallel-out storage register, depending on the logic level present at the Mode Control input.


The device consists of R-S master-slave flip-flops, high and low-level gates and inverters interconnected as shown by the logic diagram.












MC5495, MC7495 (continued)

ELECTRICAL CHARACTERISTICS




			rest c	URREN	T/VOL	TAGE	VALUES	(All Tem	peratu	res)			
	E	¥	Volts										
	lor	ЮН	VIL	VIH	VIHH	VR	V _{th 1}	V _{th 0}	vcc	VCCL	Vccн		
MC5495	16	-0.4	0.4	2.4	5.5	4.5	2.0	0.8	5.0	4.5	5.5		
MC7495	16	-0.4	0.4	2.4	5.5	4.5	2.0	0.8	5.0	4.75	5.25		

		· · · ·	MC54	95 Tes	t Limits	MC74		t Limits	16	-0.4	0.4	2.4	5.5	4.5	2.0	0.8	5.0	4./5	5.25		
Characteristic		Pin Under	55			0 to +70°C		l	TEST	CURR	ENT/V	DLTAG	E AP	PLIED TO	PINS LIS	TED E	BELOW		Pulsa		
	Symbol	Test	Min	Max	Unit	Min	Max		IOL	юн	VIL	VIH	VIHH	VR	V _{th 1}	V _{th 0}	Vcc	VCCL	VCCH	1	Gnd
Input																		_			
Forward Current	1F	1 1	-	-1.6	mAdc	-	-1.6	mAdc	100	-	1	-	-	100	-	-	-	-	14	100	6.7
	l	2	-		1 1	-	1 1	1 1	-	-	2	-	-	6	-	-	-	-	1 1	-	7
		3	-			-	ш.	1 1	>-	-	3	-	-		-	-	-	-	1 1		1 1
	1	5	-		1 1			I I	-	-	4	-	- '	۱ ا	-	-	-	-	11	-	1 1
	ł	6	_	-3.2	1 1	-	-3.2	1 .	_		5 6	_		8	- D.		_	-	1 1	-	
		8	_	-1.6			-1.6		_	_	8	_	_	6	_	_		_	11	_	
	1	ا ۋ	_	-1.6		=	-1.6		=	-	9	_	_	0		_	-	_		_	6,7
Leakage Current	I _{B1}	1	-	40	µAdc	9	40	#Adc		-	-	1	-	6		_	-	-	14	-	7
Leakage Current	ואי ן	2		40	μAuc	= 0	1 70	#AGC	-	-		2	_					_	'7	-	6,7
	i	3	_		Il	2				2	_	3	_	- 2	_	_				3	آ" ا
	ľ	4	-		1 1		1 1	11	_	_	_	4	-	-	_	-	-	_		l –	
	ŀ	5	-			-		1 1	-	-	-	5	-	2	-	-	_	=	1	-	7
		6	-	80		-	80		-	-	-	6	-	-	-	-	-	-		-	7
	ľ	8	-	40		-	40	1	-	-	-	8	-	-	_	-	-	-	1	-	6,7
		9	1-1	40	т	-	40	T	(rec	-	-	9		6	-	-	-	-		-	7
	IR2	1	-	1.0	mAdc	ī	1.0	mAdc	-	100	-	-	1	6	-	-	-	2	14	205	7
		2	S=-	1	1	-	1 1	1 1	-	-	-	-	2	-	-	-	-	-	1 1	-	6,7
		3	-			-	łІ	1 1	-	-	-	-	3	-	-	-	-	-		-	1 1
		4	-	1 1	1	-	1 1		-	-	-	-	4	-	-	-	-	-	1	-	1 👃
	ł	5		1 1	l i	-	1 1	1	-		-	-	5	-	-	-	-	-		-	, T
		6 8	=			-			2	_	-	-	6 8	_	-	_	-	-	1	in.	6,7
		9	_	*	*	=	*	*	_	-	_	-	9	6	_	=	-	_	*	-	37
Output																					
Output Voltage	VOL	10	-	0.4	Vdc	-	0.4	Vdc	10	-	-	-	-	-	-	2,3,4,5	-	14	-	8	١,
	l	11	-		l i	-	1		11	-	-	-	-	-	-	1,6	-	1 1	-	1 1	1 1
		12	-		1 !	_			12	-	-	-	-	-	-	2,3,4,5	_	1 1	sel	1	
		13	-	V	♦	-	١ ♦	**	13 13	-	-	_	-	-	-	1,6 1,6	-	♦	-	9	1
	 , 	10	2.4		Vdc	2.4	<u> </u>	Vdc	_	10	-			-	22456		_	14	-	8	7
	∨он	111	2.4	-	Vac	2.4	_	Vac	-	11	-	_	= = 1		2,3,4,5,6	_	-	1.4	7	l °	1 (
	l	12	111		ΠÌ		_	1 1	-2	12	=	_	=	_		_	_		_	1 1	1 1
	1	13	Hi	- 2	11				_	13		14	_	-		_	_	1	_		
		13	1	-	♥		-		-	13	6	-	- 1	-		-	-		-	9	1
Short-Circuit Current	Isc 1	10	-18	-57	mAdc	-18	-57	mAdc	-	-	-	3,4,5,6	-	-	-	-	-	100	14	8	7,10
		11		11	1 1	1 1		1	-	-	-		-	-	-	-	-	-	1 1		7,11
		12	🕴		♦	₩	♦		3		=		=	=	_	-	=	=	♦	♦	7,12 7,13
Power Requirements Power Supply Drain	IPD	14	-	72	mAdc	-	82	mAdc	-	-	2,3,4,5	6	-	-	-	-	14	-	-	8.9	,


tOnly one output should be shorted at a time.

SWITCHING TIME TEST CIRCUIT AND WAVEFORMS



The coax delays from input to scope and output to scope must be matched. The scope must be terminated in 50-ohm impedance. The 950-ohm resistor and the scope termination impedance constitute a 20:1 attenuator probe. Coax shall be CT-070-50 or equivalent.

 $C_{\mbox{\scriptsize T}}$ = 15 pF = total parasitic capacitance, which includes probe, wiring, and load capacitances.



SWITCHING TIME TEST PROCEDURES (TA = 25°C)


(Letters shown in test columns refer to waveforms.)

			INPUT	VALU							
		DS	Dp0, Dp1, Dp2 or Dp3	МС	C2	C1	Q0, Q1, Q2 or Q3				
TEST	SYMBOL	Pin 1	Pin 2, 3, 4, or 5	Pin 6	Pin 8	Pin 9	Pin 13, 12, 11, or 10	Min	Тур	Max	Unit
Propagation Delay Time		A -		0.4 V	Gnd	В	С	-	26	35	ns
Clock to Output	^t pd+	- A		2.4 V	В	Gnd	С	-	26	35	ns
		A -		0.4 V	Gnd	В	С	-	26	35	ns
	^t pd-	_	Α	2.4 V	В	Gnd	С	_	26	35	ns
Maximum Shift Frequency							20	31	-	MHz	
Setup Time, Serial or Parallel Inputs tSetup Tested during tpd tests.										20	ns
Hold Time, Serial or Parallel Inputs											ns
			D _{P0}				Q0				
Setup Time, Mode Control Clock 1	^t Setup	D	0.4 V	G	0.4 V	E	н	-	_	20	ns
Clock 2	2		0.4 V	G	F	0.4 V	Н	_	_	20	ns
Release Time, Mode Control Clock 1	[†] Release	D	0.4 ∨	G	0.4 V	E	н	_	_	10	ns
Clock 2		D	0.4 V	G	F	0.4 V	Н	-	-	10	ns

OPERATING CHARACTERISTICS

FIGURE 1 - SERIAL RIGHT-SHIFT OPERATION

For serial <u>right-shift</u> operation, the Mode Control input is held at a logic "0". This enables the "A" AND gates and inhibits the "B" gates, coupling the output of each flip-flop to the input of the succeeding flip-flop, and inhibiting all four parallel data inputs and Clock 2. Serial data is entered at D_S and the clock pulse applied at Clock 1. The input information shifts one output to the right on each negative edge of the clock pulse.






FIGURE 2 - SERIAL LEFT-SHIFT OPERATION

For serial <u>left-shift</u> operation, the Mode Control input is held at a logic "1". This enables the "B" AND gates and inhibits the "A" AND gates, decoupling the output of each flip-flop from the input of the succeeding flip-flop. The output of each flip-flop must be externally connected to the parallel data input of the preceding flip-flop. Serial data is entered at input Dp3 and the clock pulse applied at Clock 2.

A parallel-in/parallel-out storage register is obtained by applying a logic "1" level to the Mode Control input, applying parallel data at inputs Dp₀, Dp₁, Dp₂, and Dp₃, and a clock pulse at Clock 2.

In either mode, information is transferred to the outputs of the device on the negative transition of the clock pulse.

The Mode Control must be in a logic "0" state 20 ns (t_{Setup} "0") prior to the negative transition of the Clock 1 pulse, and in a logic

"1" state 20 ns (t_{Setup} "1") prior to the negative transition of the Clock 2 pulse. The Mode control must also be in a logic "0" state 10 ns ($t_{Release}$ "0") prior to the positive transition of the Clock 2 pulse, and in a logic "1" state 10 ns ($t_{Release}$ "1") prior to the positive transition of the Clock 1 pulse.

Clock 1 must be high when the Mode Control goes from high to low. Clock 2 must be high when the Mode Control goes from low to high.

TYPICAL APPLICATION

These diagrams show the external gating and connections required for a divide-by-N counter. When the MC5495/7495 is operated in the serial mode, a 2-input NAND gate is the only gating required for all odd functions; a single inverter is sufficient for all even functions.

