


MC5400/7400 series

DUAL 2-WIDE 2-INPUT
"AND-OR-INVERT" GATE


MC5451 • MC7451

Add Suffix F for TO-86 ceramic package (Case 607).
 Suffix L for TO-116 ceramic package (Case 632).
 Suffix P for TO-116 plastic package (Case 605) MC7451 only.

CIRCUIT SCHEMATIC
1/2 OF CIRCUIT SHOWN




V_{CC} = Pin 14 [4]
Gnd = Pin 7 [11]



Positive Logic: $Z = \overline{(A \cdot B)} + \overline{(C \cdot D)}$
 Negative Logic: $Z = (A + B) \cdot (C + D)$

Input Loading Factor = 1
 Output Loading Factor = 10
 Total Power Dissipation = 28 mW typ/pkg
 Propagation Delay Time = 13 ns typ

SWITCHING TIME TEST CIRCUIT AND WAVEFORMS




$C_T = 15 \text{ pF}$ = total parasitic capacitance, which includes probe, wiring, and load capacitances.

The coax delays from input to scope and output to scope must be matched. The scope must be terminated in 50-ohm impedance. The 950-ohm resistor and the scope termination impedance constitute a 20:1 attenuator probe. Coax shall be CT-070-50 or equivalent.

ELECTRICAL CHARACTERISTICS

Test procedures are shown for only one gate. The other gates are tested in the same manner. Further test procedures are shown for only one input of the gate under test. To complete testing, sequence through remaining inputs.

$$[F_{LAT}]_{DIL} = \frac{V_{CC}}{P_{in}^{kg}}$$



$$V = V_{CC} = \text{Pin } 14 [4] \\ \text{Gnd} = \text{Pin } 7 [11]$$

MC5451, MC7451 (continued)

TEST CURRENT/VOLTAGE VALUES (All Temperatures)																			
Characteristic	Symbol	Pin Under Test	MC5451 Test Limits			MC7451 Test Limits			TEST CURRENT/VOLTAGE APPLIED TO PINS LISTED BELOW:										
			Min	Max	Unit	Min	Max	Unit	I _{OH}	V _H	V _{HH}								
Input Forward Current	I _F	D	-	-1.6	mAdc	-	-1.6	mAdc	-	D	-	C	-	-	-	-	-	*	
Leakage Current	I _{R1}	D	-	.40	μAdc	-	.40	μAdc	-	-	D	-	-	-	-	-	-	A,B,C*	
	I _{R2}	D	-	1.0	mAdc	-	1.0	mAdc	-	-	D	-	-	-	-	-	-	A,B,C*	
Output Voltage	V _{OL}	Z	-	0.4	Vdc	-	0.4	Vdc	Z	-	-	-	-	C,D	-	V	-	A,B*	
	V _{OH}	Z	2.4	-	Vdc	2.4	-	Vdc	-	Z	-	-	C	-	D	-	V	-	A,B*
Short-Circuit Current	I _{SC} [†]	Z	-20	-55	mAdc	-18	-55	mAdc	-	-	-	-	-	-	-	-	-	V	A,B,C*,D,Z
Power Requirements (Total Device)	I _{PDH}	V	-	14	mAdc	-	14	mAdc	-	-	-	-	All Inputs	-	-	-	-	V	A,B,C*,D
Switching Parameters	I _{PDL}	V	-	8.0	mAdc	-	8.0	mAdc	-	-	-	-	-	-	-	-	-	V	A,B,C*,D
Turn-On Delay	t _{pd+}	D,Z	-	15*	ns	-	15*	ns	D	Z	-	C	-	-	-	-	V	-	A,B*
Turn-Off Delay	t _{pd-}	D,Z	-	22*	ns	-	22*	ns	D	Z	-	C	-	-	-	-	V	-	A,B*

*Ground inputs to gates not under test.

**Tested only at 25°C.

[†]Only one output should be shorted at a time.

[3] 9
[5] 10
[13] 13
[14] 1
A
B
C
D
Z
8 [12]
6 [10]
2
3
4
5
Pin 7 [11] is grounded for all tests in addition to the pins listed below: