


TRIPLE 3-INPUT "AND" GATE


MC3100/MC3000 series

MC3106F • MC3006F
MC3106L • MC3006L,P
 (54H11J) (74H11J,N)

CIRCUIT SCHEMATIC
 1/3 OF CIRCUIT SHOWN




This device consists of three 3-input AND gates. This non-inverting function is useful for optimizing logic design, or for direct implementation of standard logic equations.



Positive Logic: $12 = 1 \cdot 2 \cdot 13$
 Negative Logic: $12 = 1 + 2 + 13$


Input Loading Factor = 1
 Output Loading Factor = 10
 Total Power Dissipation = 84 mW typ/pkg
 Propagation Delay Time = 9.0 ns typ

SWITCHING TIME TEST CIRCUIT AND WAVEFORMS




$C_T = 25$ pF = total parasitic capacitance, which includes probe, wiring, and load capacitances.

The coax delays from input to scope and output to scope must be matched. The scope must be terminated in 50-ohm impedance. The 950-ohm resistor and the scope termination impedance constitute a 20:1 attenuator probe. Coax shall be CT-070-50 or equivalent.



ELECTRICAL CHARACTERISTICS

Test procedures are shown for only one gate. The other gates are tested in the same manner. Further, test procedures are shown for only one input of the gate under test. To complete testing, sequence through remaining inputs.



 		TEST CURRENT / VOLTAGE VALUES															
		Volts															
		mA															
		I _{OL}	I _{OH}	I _{in}	I _D	V _{IL}	V _{IH}	V _F	V _R	V _{RH}	V _{max}	V _{CC}	V _{CCL}	V _{CCH}	V _{IHX}		
Input	Forward Current	20	-2.0	-	-	1.1	2.0	0.4	2.4	4.0	-	5.0	4.5	5.5	-		
	Leakage Current	20	-2.0	1.0	-10	1.1	1.8	0.4	2.4	4.0	7.0	5.0	4.5	5.5	2.5		
		20	-2.0	-	-	0.8	1.8	0.4	2.4	4.0	-	5.0	4.5	5.5	-		
	Breakdown Voltage	20	-2.0	-	-	1.1	2.0	0.4	2.5	4.0	-	5.0	4.75	5.25	-	-	
Clamp Voltage		20	-2.0	1.0	-10	1.1	1.8	0.4	2.5	4.0	7.0	5.0	4.75	5.25	2.5		
		20	-2.0	-	-	0.9	1.8	0.4	2.5	4.0	-	5.0	4.75	5.25	-		
TEST CURRENT / VOLTAGE APPLIED TO PINS LISTED BELOW:																	
Output	Symbol	I _{OL}	I _{OH}	I _{in}	I _D	V _{IL}	V _{IH}	V _F	V _R	V _{RH}	V _{max}	V _{CC}	V _{CCL}	V _{CCH}	V _{IHX}		
		-	-	-	-	-	-	1	-	2.13*	-	-	-	-	14	-	
		-	-	-	-	-	-	-	1	*	-	-	-	-	-	14	-
		-	-	1	-	-	-	-	-	*	-	-	-	-	-	14	-
Clamp Voltage	V _D	-	-	-	1	-	-	-	-	*	-	-	-	14	-	7	
	Output Voltage	12	-	-	-	1	-	-	-	2.13*	-	-	-	14	-	7	
		12	-	12	-	-	-	1	-	2.13*	-	-	-	14	-	7	
	Short-Circuit Current	I _{SC}	-	-	-	-	-	-	-	-	1.2,13*	-	-	-	14	-	7,12
Power Requirements (Total Device)		I _{max}	-	-	-	-	-	-	-	1.2,3,4,5,9,10,11,13	14	-	-	-	-	7	
		I _{PDH}	-	-	-	-	-	-	-	-	1.2,3,4,5,9,10,11,13	-	-	-	14	-	7
Power Supply Drain		I _{PDL}	-	-	-	-	-	-	-	-	-	-	-	-	14	-	1,2,3,4,5,7,9,10,11,13
	Switching Parameters	t _{pd-}	1	12	-	-	-	-	-	*	-	-	14	-	-	2,13	7
		t _{pd+}	1	12	-	-	-	-	-	*	-	-	14	-	-	2,13	7

*Since this is a non-inverting gate, power drain is minimized by tying the inputs to gates not under test to V_{RH} .