

MC3100/MC3000 series

QUAD 2-INPUT "NAND" GATE

## MC3100F • MC3000F MC3100L • MC3000L,P



This device consists of four 2-input NAND gates. Each gate may be used as an inverter, or two gates may be cross-coupled to form bistable circuits.




Positive Logic:  $3 = 1 \cdot 2$ Negative Logic: 3 = 1 + 2

Input Loading Factor = 1
Output Loading Factor = 10
Total Power Dissipation = 88 mW typ/pkg
Propagation Delay Time = 6.0 ns typ

Pin numbers for the 54H00F/74H00F device are shown in the chart. These devices are available on special request.

DEVICE						PIN	NU	MBE	RS					
MC3100F,L/3000F,L,P	1	2	3	4	5	6	7	8	9	10	11	12	13	14
54H00F/74H00F	1	2	3	6	7	5	11	8	9	10	14	12	13	4

## SWITCHING TIME TEST CIRCUIT AND WAVEFORMS



## **ELECTRICAL CHARACTERISTICS**

Test procedures are shown for only one gate. The other gates are tested in the same manner. Further, test procedures are shown for only one input of the gate under test.

To complete testing, sequence through remaining inputs.

Symbol   Pin   MAS   Min   M						12	14	1							_						TEST	CURREN	TEST CURRENT / VOLTAGE VALUES	E VALUES					-	
MC310    Factor   F					-	3	1	٥	Ī	,				(	,		Am		-					Volts						
Pin   Pin							]	)						Tempe	rature	_i	-B	_5	٥	\ \ \ \	> E	^ م	۷ ۷	V <sub>RH</sub> V	V max V	V <sub>CC</sub> V <sub>C</sub>	V <sub>CCL</sub> V <sub>C</sub>	V <sub>CCH</sub> V <sub>I</sub>	V <sub>IHX</sub>	
Pin   Pin   Pin														,	-55°C	20	-2.0	_	-	1.1 2	2.0 0.4		2.4	4.0	-	5.0 4.	4.5 5.	5.5		
Pin   Pin													MC3	~	+25°C	20	-2.0	1.0	-10	1.1 1	1.8 0.4		2.4	4.0 7	7.0 5.	5.0 4.	4.5 5.	5.5 2	2.5	
Pin   Pin   MC3100 Test limits   MC3100 Test limi														+	-125°C	20	-2.0	1	-	0.8	1.8 0.4	_	2.4	4.0	- 2	5.0 4.	4.5 5.	5.5		
Pin   MC3100 Test Limits   MC3000 Test Limits   MC300 Test Limits   MC3000 Test Limits   MC														•	000	20	-2.0	1	-	1.1 2	2.0 0.4	4 2.	2	4.0	- 5.	5.0 4.	4.75 5.	25		
Pin   Pin   Fin   Fin													MC3	_	+25°C	20	-2.0	1.0	-10	1.1	1.8 0.	0.4 2.	2.5	4.0 7	7.0 5.	5.0 4.	4.75 5.	25	2.5	
Part									A.					_	+75°C	20	-2.0		,	0.9	1.8 0.4		2.5	4.0	- 5	5.0 4.	4.75 5.	5.25		
Symbol   Test   Min   Max   Min					MC310	O Test	Limits		H		103000	Test Lim							2	ST CUR	RENT /	VOLTAG	E APPLIED	FEST CURRENT / VOLTAGE APPLIED TO PINS LISTED BELOW	STED BE	TOM:				
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$		-	2	Vin Me	×	+25°C in Ma.	2	+125°C	Ž	⊸ ی	2		H7:	Max	Unit	_6	_₽	_5	٩	۷ ا	> = >	N <sub>n</sub>	۷ ۷	V <sub>RH</sub>	V	Vcc Vccı	_	V <sub>CCH</sub> V	VIHX	Gnd
Py         1         50         -         50         -         50         -         50         -         50         -         50         -         60         -         50         -         60         -         50         -         <	100		gr-r	1					_	-	-	-2.0		-2.0	mAdc	,			  -	-	-	-	-	2		-		14	_	* 2
BV <sub>In</sub>	-	IR	-	-	1	-	-	-	-	20		20	1	20	μAdc				1			-	-			1	,	14	-	2,7 *
V <sub>D</sub> V <sub>L</sub>	-	-	-	-		100	+-	+-	+	-	5.5	1		,	Vdc	-		-	1.	1.	1 1	-	-	-		-	ļ.,	14		2,1*
VOL         3         2.4         -         0.4         -<	-	8	-	-	-	+-		-	+	-	,	-1.5	_		Vdc		,		-			-	-		-	-	14			**
V <sub>OH</sub> 3         2.4         2.4         2.5         2.5         2.5         9         46c         3         3         -           I <sub>SC</sub> 3         -40         -100         -40         -100         -40         -100         -40         -100         -40         -100         -40         -100         -40         -100         -40         -100         -40         -100         -40         -100         -40         -100         -40         -100         -40         -100         -40         -100         -40         -100         -100         -40         -100		,or	-	-		-		-		0.4		0.4	. 1	0.4	Vdc	8		,	1.		-	-		2	-	-	14			*-
Sc   3	Δ	-	_						-	_	2.5	19	2.5		Vdc		8	.1		1	1 .	-	-	2	,	-	14			*
Than   14     25     -   25       Than   -						-		-	_		-	-100	-40	-100	mAdc			,	,			-			,	-	1	14	- 17	1, 2, 3, 7*
Teph   14   14   15   16   16   17   17   18   18   19   19   19   19   19   19	S	-								í	-	25	1		mAdc		,			1	-				14				- 1,2,	1, 2, 4, 5, 7, 9, 10, 12, 13
Ippl.         14         16.8	В			-	-	-			-	40	,	40		40	mAdc	,	,		,				9, 10,	1, 2, 4, 5, 9, 10, 12, 13			- 14	14	,	-
Pulse Pulse Pulse In Out 1,3 - 10 - 10 - 10 - 10 - 13 - 1	II.	-	-	-	-		_		_	16.8	-			16.8	mAdc	1	,	1	,		1						ř	14	9,10	1, 2, 4, 5, 7, 9, 10, 12, 13
	1 1								'	, ,	•	10	1		su	Pulse In	Pulse Out	1	,		-			,	-	14	1		8	*
	7,1	-	1,3	-	-	10		-	-	'		10			su	-	8	-	,		1	_	-			14		_	2	* 1

\* Since this is an inverting gate, power drain is minimized by grounding the inputs to gates not under test.