


# DUAL TYPE D FLIP-FLOP

# MC3100/MC3000 series


## MC3160F • MC3060F MC3160L • MC3060L,P



This dual flip-flop triggers on the positive edge of the clock and performs the Type D flip-flop logic function. This device consists of two completely independent Type D flip-flops, both having direct SET and RESET inputs for asynchronous operations such as parallel data entry in shift register applications.

Information may be applied to, or changed at, the D inputs any time during the clock cycle except during the time interval between the Setup and Hold times. The clocked inputs are inhibited when the clock is high and data may be applied to the input steering section of the flip-flop when the clock goes low. The input steering section continually reflects the input state being applied when the clock is low. The information present at the inputs during the time interval between the Setup and Hold times is transferred to the bistable section on the positive edge of the clock, and the outputs Q and  $\bar{Q}$  respond accordingly.

The flip-flop can also be set or reset directly at any time, regardless of the state of the clock, by applying a low state to the direct SET or RESET inputs.



TRUTH TABLE

D	Q <sup>n</sup>	Q <sup>n+1</sup>
0	0	0
0	1	0
1	0	1
1	1	1

$$Q^{n+1} = D^n$$

### Input Loading Factors:


SET = 1.15  
RESET = 1.7  
CLOCK = 1.5  
D = 0.75

### Output Loading Factor = 10

Typical Characteristics: ( $V_{CC} = 5.0$  V,  $T_A = 25^\circ\text{C}$ )

Total Power Dissipation = 120 mW/pkg  
Toggle Frequency = 30 MHz  
Logical "1" Setup Time = 10 ns  
Logical "0" Setup Time = 5.0 ns  
Logical "1" and "0" Hold Times = 5.0 ns  
 $t_{pd-} = 17$  ns  
 $t_{pd+} = 15$  ns


LOGIC DIAGRAM



See General Information section for packaging

## ELECTRICAL CHARACTERISTICS

Test procedures are shown for only one flip-flop. The other flip-flop is tested in the same manner.



Characteristic		Pin Under Test	MC3160 Test Limits						MC3060 Test Limits						TEST CURRENT/VOLTAGE VALUES														P <sub>1</sub> *	Gnd		
			-55°C			+25°C			0°C			+25°C			TEST CURRENT/VOLTAGE APPLIED TO PINS LISTED BELOW:																	
			Min	Max	Test	Min	Max	Test	Min	Max	Test	Min	Max	Test	mA																	
			Volts																													
		Symbol	I <sub>FC</sub>	I <sub>FD</sub>	I <sub>FS</sub>	I <sub>FR</sub>	I <sub>RC</sub>	I <sub>RD</sub>	I <sub>RS</sub>	I <sub>RR</sub>	BV <sub>in</sub>	V <sub>D</sub>	V <sub>OL</sub>	V <sub>OH</sub>	I <sub>SC</sub>	I <sub>max</sub>	I <sub>PD</sub>	I <sub>OL</sub>	I <sub>OH</sub>	I <sub>in</sub>	I <sub>D</sub>	V <sub>IL</sub>	V <sub>IH</sub>	V <sub>F</sub>	V <sub>R</sub>	V <sub>RH</sub>	V <sub>max</sub>	V <sub>CCL</sub>	V <sub>CCH</sub>			
Input		Forward Current	3	-	-3.0	-	-3.0	-	-3.0	-	-3.0	-	-3.0	-	-3.0	-	-3.0	-	-3.0	-	-	-	-	-	3	-	1	-	-	14	-	2,4,7,11
			2	-	-1.5	-	-1.5	-	-1.5	-	-1.5	-	-1.5	-	-1.5	-	-1.5	-	-1.5	-	-	-	-	-	2	-	1.4	-	-	14	-	3,7,11
			4	-	-2.3	-	-2.3	-	-2.3	-	-2.3	-	-2.3	-	-2.3	-	-2.3	-	-2.3	-	-	-	-	-	4	-	1	-	-	14	-	2,3,7,11
			1	-	-3.4	-	-3.4	-	-3.4	-	-3.4	-	-3.4	-	-3.4	-	-3.4	-	-3.4	-	-	-	-	-	1	-	2.4	-	-	14	-	3,7,11
Leakage Current			3	-	100	-	100	-	100	-	100	-	100	-	100	-	100	-	100	-	-	-	-	-	-	3	4	-	-	14	-	1,2,7,11
			2	-	50	-	50	-	50	-	50	-	50	-	50	-	50	-	50	-	-	-	-	-	-	2	3.4	-	-	14	-	1,7,11
			4	-	100	-	100	-	100	-	100	-	100	-	100	-	100	-	100	-	-	-	-	-	-	4	1.2	-	-	14	3	7,11
			1	-	140	-	140	-	140	-	140	-	140	-	140	-	140	-	140	-	-	-	-	-	-	1	4	-	-	14	3	2,7,11
Breakdown Voltage			3	-	5.5	-	5.5	-	5.5	-	5.5	-	5.5	-	5.5	-	5.5	-	5.5	-	3	-	-	-	-	-	4	-	-	14	-	1,2,7,11
			2	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	2	-	-	-	-	-	3.4	-	-	14	-	1,7,11
			4	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	4	-	-	-	-	-	1.2	-	-	3	7,11	
			1	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	1	-	-	-	-	-	4	-	-	3	2,7,11	
Clamp Voltage			3	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	3	-	-	-	-	-	-	-	14	-	7,11	
			2	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	2	-	-	-	-	-	-	-	-	-	-	-
			4	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	4	-	-	-	-	-	-	-	-	-	-
			1	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	1	-	-	-	-	-	-	-	-	-	-
Output			6	-	0.4	-	0.4	-	0.4	-	0.4	-	0.4	-	0.4	-	0.4	-	0.4	-	-	-	4	1	-	-	-	-	14	-	2,3,7,11	
			5	-	0.4	-	0.4	-	0.4	-	0.4	-	0.4	-	0.4	-	0.4	-	0.4	-	-	-	1	4	-	-	-	-	14	-	2,3,7,11	
Output Voltage			6	2.4	-	2.4	-	2.4	-	2.4	-	2.4	-	2.4	-	2.5	-	2.5	-	2.5	-	-	1	4	-	-	-	-	14	-	2,3,7,11	
			5	2.4	-	2.4	-	2.4	-	2.4	-	2.4	-	2.4	-	2.5	-	2.5	-	2.5	-	-	4	1	-	-	-	-	14	-	2,3,7,11	
Short-Circuit Current			6	-20	-65	-20	-65	-20	-65	-20	-65	-20	-65	-20	-65	-20	-65	-20	-65	-20	-65	-20	-65	4	1	-	-	-	-	14	-	6,7,11
			5	-20	-65	-20	-65	-20	-65	-20	-65	-20	-65	-20	-65	-20	-65	-20	-65	-20	-65	-20	-65	-	-	1	4	-	-	14	-	5,7,11
Power Requirements																																
(Total Device)																																
Maximum Power Supply Current																																
Power-Supply Drain																																

\* Pulse is used to set flip-flop in desired state. P<sub>1</sub> =  $\int_{-4.0V}^{+4.0V} (V_{RH}) \cdot I_{in}$  pin is also in another column, the pin must be returned to that voltage or current for measurement.

OPERATING CHARACTERISTICS


Data must be present 15 ns prior to the rise of the clock and remain 5.0 ns after the clock signal rises.

The direct SET and RESET inputs may be used at any time as they completely override the clock.


Positive edge triggering: When the clock goes from the low to the high state, the information in the input steering section is transferred to the bistable section.

Unused inputs should be tied to a voltage between 2.0 and 5.5 Vdc.

SWITCHING TIME TEST CIRCUIT



VOLTAGE WAVEFORMS AND DEFINITIONS



TEST PROCEDURES CHART

TEST	INPUT				Q*	Q̄*	LIMITS (ns)	
	D*	SET*	RESET*	Min			Max	
$t_{Setup}^{“1”}$	D	B	2.4 V	F	G	H	—	15
$t_{Hold}^{“1”}$	D	C	2.4 V	F	G	H	—	5.0
$t_{Setup}^{“0”}$	D	D	F	2.4 V	H	G	—	15
$t_{Hold}^{“0”}$	D	E	F	2.4 V	H	G	—	5.0
$t_{pd+}$	Delay from clock to Q during $t_{Setup}^{“1”}$ D test. Delay from clock to $\bar{Q}$ during $t_{Setup}^{“0”}$ D test.						10	25
$t_{pd-}$	Delay from clock to Q during $t_{Setup}^{“0”}$ D test. Delay from clock to $\bar{Q}$ during $t_{Setup}^{“1”}$ D test.						10	25
$t_{sd+}$	Delay from SET to Q during $t_{Setup}^{“0”}$ D test. Delay from RESET to $\bar{Q}$ during $t_{Setup}^{“1”}$ D test.						5.0	20
$t_{sd-}$	Delay from SET to $\bar{Q}$ during $t_{Setup}^{“0”}$ D test. Delay from RESET to Q during $t_{Setup}^{“1”}$ D test.						5.0	20

\* Letters shown in these columns refer to waveforms at left.