
DUAL TYPE D FLIP-FLOP

MC3160F · MC3060F MC3160L · MC3060L,P



LOGIC DIAGRAM

1/2 OF DEVICE SHOWN


CLOCK

See General Information section for packaging

This dual flip-flop triggers on the positive edge of the clock and performs the Type D flip-flop logic function. This device consists of two completely independent Type D flip-flops, both having direct SET and RESET inputs for asynchronous operations such as parallel data entry in shift register applications.

Information may be applied to, or changed at, the D inputs any time during the clock cycle except during the time interval between the Setup and Hold times. The clocked inputs are inhibited when the clock is high and data may be applied to the input steering section of the flip-flop when the clock goes low. The input steering section continually reflects the input state being applied when the clock is low. The information present at the inputs during the time interval between the Setup and Hold times is transferred to the bistable section on the positive edge of the clock, and the outputs Q and $\overline{\rm Q}$ respond accordingly.

The flip-flop can also be set or reset directly at any time, regardless of the state of the clock, by applying a low state to the direct SET or RESET inputs.



ELECTRICAL CHARACTERISTICS

Test procedures are shown for only one flip-flop. The other flip-flop is tested in the same manner.

					C	CLOCK	3	Ø	١									-	EST CL	JRREN	T/V0L1	TEST CURRENT/VOLTAGE VALUES	S				
					RE	RESET	-	m					(6)	Toct @		Αm		-				Volts				_	
						SET	10 5	ور	و _				Tempel	Temperature	-io	_등	_ <u>.</u> E	٥-	ν" ν	V H V	V _R	> #	V	VCCL	VCCH		
)		7					-	_55°C	20	-2.0	1	- 1	1.1 2	2.0 0.2	0.4 2.4	4.0	1	4.5	5.5		
					บี	CLOCK 11-	=	7	1			MC3160	~	+25°C	20	-2.0	1.0	-10	-+	-	\rightarrow		7.0	-+	-		
					R	RESET	13	7					+	+125°C	20	-2.0		0	0.8	1.8 0.	0.4 2.4	4.0	-	4.5	_	_	
													_	ပ္စ	20	-2.0	1	- 1	1.1 2	2.0 0.2	0.4 2.5	5 4.0	,	4,75	5.75		
												MC3060	~	+25°C	20	-2.0	1.0	-10 1	1.1	1.8 0.	0.4 2.5	5 4.0	7.0	4.75	5,75		
											- 1		-	+75°C	20	-2.0	-	0 -	0.9 1	1.8 0.	0.4 2.5	5 4.0	,	4.75	5,75		
		Pin		MC3		60 Test Limits	its	H	M	MC3060 Test Limits	Test Li	mits				TES	CURR	ENT/V	OLTAG	E APP	ED TC	TEST CURRENT/VOLTAGE APPLIED TO PINS LISTED BELOW:	D BELO	ž			
		Under		−55°C	+25°C	H	+125°C	Н	၁့၀		+25°C	+75°C	ွ					1	1	1	1	;	1				
Characteristic	Symbol	Test	_	Min Max	Min Max		Min Max	lax Min	in Max		Min Max	Min	Max	Ė.	ō	ь	.E	٥	\ " \	> _ }	۸ ۲ ۸	V _{RH}	Vmax	ช ^	۲ ک	٦-	Gnd
Input Forward Current	IFC	60	,	-3.0	,	-3.0	- F7	-3.0	-3.0	- 0	-3.0		-3.0	mAdc	i		ı		-		60	1	1	,	14		2,4,7,11
	FD	2		-1.5		-1.5	-	-1.5	-1.5	2	-1.5		-1.5	mAdc	,		,	,	-	-	2	1,4	'	'	14		3,7,11
	IFS	4	1	-2.3	,	-2.3	- 2.	3.3	-2	1 8	-2.3	1	-2.3	mAdc	-	1		-	1	4	4	-	'		14	,	2,3,7,11
	IFE	1		-3.4	1	-3.4	-3.	4.1	6.	1	-3.4	i	-3.4	mAdc	10		1	,	-	,	1	2,4	'		14	1	3,7,11
Leakage Current	¹ RC	8	1.	100	i	100	- 10	100	100	-	100	1	100	μAdc		-		-	-	-	· ·	4	1,	. 1	14	1	1,2,7,11
	IRD	2	,	20	1	20	1	- 09	20	1	20		20	μAdc	,				1		- 2	3,4	'		14		1,7,11
	IRĒ	4	1	100	-	100	- 10	100	100	-	100	-	100	μAdc	,			,		-	4	1,2	-	-	14	8	7,11
	LRE	7	1	140	1	140	- 14	140 -	140	'	140	,	140	μAdc	,	,	1.	,		'	-	4	1	,	14	8	2,7,11
Breakdown Voltage	BVin	8844	inei	1 1 1 1	5.5			1111	1 1 1-1	5.5	. 1 1 1 1			Vdc -	1111		824-	1111			1 1 1 1	3,4	1111	, , , , ,	4	1166	1,2,7,11 1,7,11 7,11 2,7,11
Clamp Voltage	v _D	884-	i i i i		1111	-1.5		4311	1 1 1 1	1111	-1.5	1 ()	1111	Vdc	1111		1 2 1 1	884-	1111					41			7,11
Output Output Voltage	TOA	9 5	1 1	0.4	1 1	4.0	0.0	0.4	4.0	11	4.0	1.1	4.0	Vdc	9 15	1.1		1.1	4	- 4	11		11	14	11	1.1	2,3,7,11
	МОЛ	9 10	2.4	ii	2.4	1 1	2.4	2, 2,	2 2	2.5	1.1	2.5		Vdc	1 1	5 6	1.1	1 1	- 4	4	1 1	, ,	1 1	14	3 1	1 1	2,3,7,11
Short-Circuit Current	$^{\rm I}$	9 15	-20	-65	-20	-65 -	-20 -6	-65 -20 -65 -20	0 -65	-20	-65	-20	-65	mAdc mAdc		1.1	1 1	1 1		4 -	1 4	. ,	1 1	1 1	14	1.1	6,7,11 5,7,11
Power Requirements (Total Device) Maximum Power Supply Current	Imax	14		1		42			,1	- 1	42		- 1	mAdc		.1	-	1	,			1,13	14	,	,	1	3,4,7,10,11
Power Supply Drain	Ipp	14	4	31		31	- 3	31 -	31		31	-	31	mAde	,	-	-	-	-	_		4 10					4 7 7 7 7 7

* Pulse is used to set flip-flop in desired state. $P_1 = \prod_{n=0}^{4} V(VRH)$. If pin is also in another column, the pin must be returned to that voltage or current for measurement.


OPERATING CHARACTERISTICS


Data must be present 15 ns prior to the rise of the clock and remain 5.0 ns after the clock signal rises.

The direct SET and RESET inputs may be used at any time as they completely override the clock.

Positive edge triggering: When the clock goes from the low to the high state, the information in the input steering section is transferred to the bistable

Unused inputs should be tied to a voltage between 2.0 and 5.5 Vdc.





SWITCHING TIME TEST CIRCUIT

stitute a 20:1 attenuator probe. Coax shall be CT-070-50 or equivalent.

CT = 25 pF = total parasitic capacitance, which includes probe, wiring, and load capacitances.

VOLTAGE WAVEFORMS AND DEFINITIONS

