


DUAL 4-INPUT "NAND" POWER GATE


MC3100/MC3000 series

MC3125F • MC3025F
MC3125L • MC3025L,P

CIRCUIT SCHEMATIC
1/2 OF CIRCUIT SHOWN



This device consists of two 4-input NAND power gate circuits. Each gate is designed for driving high fan-out loads (20).



Positive Logic: $6 = 1 + 2 + 4 + 5$

Negative Logic: $6 = 1 + 2 + 4 + 5$



Input Loading Factor = 1.3

Output Loading Factor = 20

Total Power Dissipation = 70 mW typ/pkg

Propagation Delay Time = 6.0 ns typ

SWITCHING TIME TEST CIRCUIT AND WAVEFORMS




$C_T = 25 \text{ pF}$ = total parasitic capacitance, which includes probe, wiring, and load capacitances.

The coax delays from input to scope and output to scope must be matched. The scope must be terminated in 50-ohm impedance. The 950-ohm resistor and the scope termination impedance constitute a 20:1 attenuator probe. Coax shall be CT-070-50 or equivalent.

See General Information section for packaging.

ELECTRICAL CHARACTERISTICS

Test procedures are shown for only one gate. The other gates are tested in the same manner. Further, test procedures are shown for only one input of the gate under test. To complete testing, sequence through remaining inputs.



Characteristic	Symbol	Pin Under Test	MC3125 Test Limits						MC3025 Test Limits						TEST CURRENT / VOLTAGE VALUES																		
			-55°C			+25°C			+125°C			0°C																					
			Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	mA																
			@ Test Temperature														Volts																
																	I _{OH}	I _{OL}	I _{in}	I _b	V _{IL}	V _{IH}	V _F	V _R	V _{BH}	V _{max}	V _{CC}	V _{CCL}	V _{CCH}	V _{VHX}			
Input																																	
Forward Current	I _F	1	-	-2.6	-	-2.6	-	-2.6	-	-2.6	-	-2.6	-	-2.6	-	-2.6	-	-4.0	-	-	1.1	2.0	0.4	2.4	4.0	-	-	5.0	4.5	5.5	-		
Leakage Current	I _R	1	-	50	-	50	-	50	-	50	-	50	-	50	-	50	-	-4.0	-	-	1.1	1.8	0.4	2.4	4.0	-	-	5.0	4.5	5.5	2.5		
Breakdown Voltage	BV _{in}	1	-	-	-	5.5	-	-	-	-	-	-	-	5.5	-	-	-	-4.0	-	-	0.8	1.8	0.4	2.4	4.0	-	-	5.0	4.5	5.5	-		
Clamp Voltage	V _D	1	-	-	-	-1.5	-	-	-	-	-	-	-	-1.5	-	-	-	-4.0	-	-	1.1	2.0	0.4	2.5	4.0	-	-	5.0	4.75	5.25	-		
Output																																	
Output Voltage	V _{OL}	6	-	0.4	-	0.4	-	0.4	-	0.4	-	0.4	-	0.4	-	0.4	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	
	V _{OH}	6	2.4	-	2.4	-	2.4	-	2.4	-	2.4	-	2.5	-	2.5	-	6	-	-	-	1	-	-	-	2.4, 5	-	-	14	-	-	-	-	
Short-Circuit Current	I _{SC}	6	-50	-125	-50	-125	-50	-125	-50	-125	-50	-125	-50	-125	-50	-125	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	
Power Requirements																																	
(Total Device)	I _{max}	14	-	-	-	16	-	-	-	-	-	16	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	
Maximum Power Supply Current	I _{PDH}	14	-	34	-	34	-	34	-	34	-	34	-	34	-	34	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-
Power Supply Drain	I _{DDL}	14	-	10.6	-	10.6	-	10.6	-	10.6	-	10.6	-	10.6	-	10.6	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-
Switching Parameters																																	
Turn-On Delay	t _{pd+}	1,6	-	-	-	12	-	-	-	-	-	12	-	-	-	-	Pulse In	Pulse Out	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-
Turn-Off Delay	t _{pd+}	1,6	-	-	-	12	-	-	-	-	-	12	-	-	-	-	1	6	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-

* Since this is an inverting gate, power drain is minimized by grounding the inputs to gates not under test.