


QUAD 2-INPUT "NAND" GATE


MC3100/MC3000 series

MC3100F • MC3000F
MC3100L • MC3000L,P
 (54H00J) (74H00J,N)

CIRCUIT SCHEMATIC
 1/4 OF CIRCUIT SHOWN



This device consists of four 2-input NAND gates. Each gate may be used as an inverter, or two gates may be cross-coupled to form bistable circuits.



Positive Logic: $3 = \overline{1 \cdot 2}$


Negative Logic: $3 = \overline{1 + 2}$

Input Loading Factor = 1
 Output Loading Factor = 10
 Total Power Dissipation = 88 mW typ/pkg
 Propagation Delay Time = 6.0 ns typ

Pin numbers for the 54H00F/74H00F device are shown in the chart. These devices are available on special request.


DEVICE	PIN NUMBERS															
MC3100F,L/3000F,L,P	1	2	3	4	5	6	7	8	9	10	11	12	13	14		
54H00F/74H00F	1	2	3	6	7	5	11	8	9	10	14	12	13	4		

SWITCHING TIME TEST CIRCUIT AND WAVEFORMS



$C_T = 25$ pF = total parasitic capacitance, which includes probe, wiring, and load capacitances.


The coax delays from input to scope and output to scope must be matched. The scope must be terminated in 50-ohm impedance. The 950 ohm resistor and the scope termination impedance constitute a 20:1 attenuator probe. Coax shall be CT-070-50 or equivalent.



MC3100, MC3000 (continued)

ELECTRICAL CHARACTERISTICS

Test procedures are shown for only one gate. The other gates are tested in the same manner. Further, test procedures are shown for only one input of the gate under test. To complete testing, sequence through remaining inputs.



Characteristic		Pin Under Test	MC3100 Test Limits						MC3000 Test Limits						TEST CURRENT / VOLTAGE VALUES													
			-55°C			+25°C			0°C			+75°C			TEST CURRENT / VOLTAGE APPLIED TO PINS LISTED BELOW:													
			Min	Max	Unit	Min	Max	Unit	Min	Max	Unit	Min	Max	Unit	TEST CURRENT / VOLTAGE APPLIED TO PINS LISTED BELOW:													
			mA			mA			mA			mA			Volts													
			I _{OL}	I _{OH}	I _{in}	I _{OL}	I _{OH}	I _{in}	I _{OL}	I _{OH}	I _{in}	I _{OL}	I _{OH}	I _{in}	V _{IL}	V _{IH}	V _F	V _R	V _{BH}	V _{max}	V _{CC}	V _{CCL}	V _{CCH}	V _{VHX}				
Input	Forward Current	I _F	1	-	-2.0	-	-2.0	-	-2.0	-	-2.0	-	-2.0	-	-2.0	-	-	1	-	2	-	-	-	14	-	7 *		
	Leakage Current	I _R	1	-	50	-	50	-	50	-	50	-	50	-	50	-	-	1	-	-	-	-	-	14	-	2,7 *		
	Breakdown Voltage	BV _{in}	1	-	-	5.5	-	-	-	-	5.5	-	-	-	-	-	-	-	-	-	-	-	-	14	-	2,7 *		
	Clamp Voltage	V _D	1	-	-	-	-1.5	-	-	-	-	-1.5	-	-	-	-	-	-	-	-	-	-	-	14	-	7 *		
Output	Output Voltage	V _{OL}	3	-	0.4	-	0.4	-	0.4	-	0.4	-	0.4	-	0.4	-	1	-	2	-	-	-	-	14	-	7 *		
		V _{OH}	3	2.4	-	2.4	-	2.4	-	2.5	-	2.5	-	2.5	-	1	-	-	-	2	-	-	-	14	-	7 *		
	Short-Circuit Current	I _{SC}	3	-40	-100	-40	-100	-40	-100	-40	-100	-40	-100	-40	-100	-	-	-	-	-	-	-	-	14	-	1, 2, 3, 7 *		
	Power Requirements (Total Device)	I _{max}	14	-	-	25	-	-	-	-	-	-	25	-	-	-	-	-	-	-	14	-	-	-	-	1, 2, 4, 5, 7, 9, 10, 12, 13		
Switching Parameters	Maximum Power Supply Current	I _{PDH}	14	-	40	-	40	-	40	-	40	-	40	-	40	-	-	-	-	-	-	-	-	14	-	7		
	Power Supply Drain	I _{PDL}	14	-	16.8	-	16.8	-	16.8	-	16.8	-	16.8	-	16.8	-	-	-	-	-	-	-	-	14	-	1, 2, 4, 5, 7, 9, 10, 12, 13		
	Turn-On Delay	t _{pd1}	1, 3	-	-	10	-	-	-	-	-	-	10	-	-	-	-	-	-	-	-	-	14	-	2	7 *		
	Turn-Off Delay	t _{pd1}	1, 3	-	-	10	-	-	-	-	-	-	10	-	-	-	-	-	-	-	-	-	14	-	2	7 *		

* Since this is an inverting gate, power drain is minimized by grounding the inputs to gates not under test.