

Bi-Quinary Counter

The MC1678 is a four-bit counter capable of divide-by-two, divide-by-five, or divide-by-10 functions. When used independently, the divide-by-two section will toggle at 350 MHz typically, while the divide-by-five section will toggle at 325 MHz typically. Clock inputs trigger on the positive going edge of the clock pulse.

Set and Reset inputs override the clock, allowing asynchronous "set" or "clear". Individual Set and common Reset inputs are provided, as well as complementary outputs for the first and fourth bits. True outputs are available at all bits.*

COUNTER TRUTH TABLES

BCD

(Clock connected to C1
and Q0 connected to C2)

| COUNT | Q0 | Q1 | Q2 | Q3 |
|-------|----|----|----|----|
| 0 | L | L | L | L |
| 1 | H | L | L | L |
| 2 | L | H | L | L |
| 3 | H | H | L | L |
| 4 | L | L | H | L |
| 5 | H | L | H | L |
| 6 | L | H | H | L |
| 7 | H | H | H | L |
| 8 | L | L | L | H |
| 9 | H | L | L | H |

BI-QUINARY


(Clock connected to C2
and Q3 connected to C1)

| COUNT | Q1 | Q2 | Q3 | Q0 |
|-------|----|----|----|----|
| 0 | L | L | L | L |
| 1 | H | L | L | L |
| 2 | L | H | L | L |
| 3 | H | H | L | L |
| 4 | L | L | H | L |
| 5 | L | L | L | H |
| 6 | H | L | L | H |
| 7 | L | H | L | H |
| 8 | H | H | L | H |
| 9 | L | L | H | H |

R S

| C | R | S | Q _{n+1} |
|---|---|---|------------------|
| 0 | L | L | Q _n |
| 0 | H | L | H |
| 0 | L | H | H |
| 0 | H | H | ND |

0 = Don't Care
ND = Not Defined



$f_{Tog} = 350 \text{ MHz typ}$

$P_D = 750 \text{ mW typ}$

MC1678

COUNTERS