



ADVANCE DATA

PCM TRANSMIT/RECEIVE FILTERS

- MONOLITHIC DEVICE INCLUDES BOTH TRANSMIT AND RECEIVE FILTERS
- CCITT G712 AND AT&T D3/D4 COMPATIBLE
- TRANSMIT FILTER INCLUDES 50/60 Hz REJECTION
- RECEIVE FILTER INCLUDES SIN X/X COMPENSATION
- EXTERNAL GAIN ADJUSTMENT, BOTH TRANSMIT AND RECEIVE FILTERS
- LOW POWER CONSUMPTION: 20 mW TYPICAL WITHOUT POWER AMPLIFIERS
< 1 mW TYPICAL IN POWER-DOWN MODE
- DIRECT INTERFACE WITH TRANSFORMER OR ELECTRONIC TELEPHONE HYBRIDS
- $\pm 5\%$ POWER SUPPLIES; +5V, -5V
- STANDARD 16-PIN PACKAGE
- PIN-FOR-PIN COMPATIBLE WITH THE 2912 PCM FILTER

The M5912 is a monolithic device containing the two filters of a PCM line or trunk termination and is designed to minimize power dissipation, maximize reliability and provide a low-cost alternative to hybrid filters. The device consists of two switched-capacitor filters, transmit and receive, and power amplifiers which may be used to drive a transformer hybrid (2-to-4 wire converter) or an electronic hybrid (SLIC). If an electronic hybrid is used, the power amplifiers are not needed and may be deactivated to minimize power dissipation. The transmit filter is a band-pass filter which will pass frequencies between 300 Hz and 3200 Hz and provides rejection of the 50/60 Hz power line frequency as well as the anti-aliasing needed in an 8 kHz sampling system. The receive filter is a low-pass filter which smooths the voltage steps present in the CODEC output waveform and provides the sin x/x correction necessary to give unity gain in the passband for the CODEC-decoder-and-receive-filter pair.

ABSOLUTE MAXIMUM RATINGS*

Supply Voltage with Respect to V_{BB}	-0.3 to +14.0	V
All Input and Output Voltages with Respect to V_{BB}	-0.3 to +14.0	V
All Output Currents	± 50	mA
Temperature Under Bias	-10 to +80	$^{\circ}$ C
Storage Temperature range	-65 to +150	$^{\circ}$ C
Package Dissipation at 25 $^{\circ}$ C (Derated 9 mW/ $^{\circ}$ C when soldered into PCB)	500	mW

Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

ORDERING NUMBERS:


- M5912 D1 for dual in-line ceramic package, metal seal
M5912 F1 for dual in-line ceramic package, frit seal




M 5912

MECHANICAL DATA (dimensions in mm)


Dual in-line ceramic package metal-seal




Dual in-line ceramic package frit-seal




PIN CONNECTIONS



BLOCK DIAGRAM



TYPICAL LINE TERMINATION





POWER DISSIPATION

Parameter	Test conditions	Values			Unit	
		Min.	Typ.	Max.		
I_{CC0}	V_{CC} Standby Current	PDWN = V_{IH} min			100	μA
I_{BB0}	V_{BB} Standby Current	PDWN = V_{IH} min			100	μA
I_{CC1}	V_{CC} Operating Current, Power Amplifiers Inactive	PWRI = V_{BB}			6	mA
I_{BB1}	V_{BB} Operating Current, Power Amplifiers Inactive	PWRI = V_{BB}			6	mA
I_{SCPA}	Short Circuit Output Current (Power Amplifier)	Either power amplifier to ground			20	mA

DC AND OPERATING CHARACTERISTICS ($T_{amb} = 0^{\circ}C$ to $+70^{\circ}C$, $V_{CC} = +5V \pm 5\%$, $V_{BB} = -5V \pm 5\%$, GRDA = 0V, GRDD = 0V, unless otherwise specified)

DIGITAL INTERFACE

Parameter	Test conditions	Values			Unit	
		Min.	Typ.	Max.		
I_{LIC}	Input Load Current	$V_{IN} = V_{IL}$ min to V_{IH} max			10	μA
I_{LIO}	Input Load Current, CLKS	$V_{IN} = V_{BB}$ to V_{IH} max			50	μA
I_{LIP}	Input Load Current, PDWN	$V_{IN} = V_{IL}$ min to V_{IH} max			-40	μA
V_{IL}	Input Low Voltage (except CLKS)				0.8	V
V_{IH}	Input High Voltage (except CLKS)	2.2				V
V_{ILO}	Input Low Voltage, CLKS	V_{BB}			$V_{BB}+0.5$	V
V_{IIO}	Input Intermediate Voltage, CLKS	GRDD-0.5			0.2	V
V_{IHO}	Input High Voltage, CLKS	$V_{CC}-0.5$			V_{CC}	V

ANALOG INTERFACE, TRANSMIT FILTER GAIN SETTING AMPLIFIER

I_{BX1}	Input Leakage Current, V_{FX1+} , V_{FX1-}	$-3.2V < V_{IN} < 3.2V$			100	nA
R_{IX1}	Input Resistance, V_{FX1+} , V_{FX1-}		10			M Ω
V_{OSX1}	Input Offset Voltage, V_{FX1+} , V_{FX1-}	$-3.2V < V_{IN} < 3.2V$			25	mV
$PSRR_1$	Power Supply Rejection, GS_X		60			dB



M 5912

DC AND OPERATING CHARACTERISTICS (continued)

ANALOG INTERFACE, TRANSMIT FILTER GAIN SETTING AMPLIFIER

Parameter	Test conditions	Values			Unit	
		Min.	Typ.	Max.		
CMRR	Common Mode Rejection, V_{FX1+}, V_{FX1-}	$-3.2V < V_{IN} < 3.2V$		60		dB
A_{VOL}	DC Open Loop Voltage Gain, GS_X			2000		
f_C	Open Loop Unity Gain Bandwidth, GS_X			2		MHz
V_{OX1}	Output Voltage Swing, GS_X	$R_L \geq 10 \text{ k}\Omega$		± 2.5		V
C_{LX1}	Load Capacitance, GS_X				20	pF
R_{LX1}	Minimum Load Resistance, GS_X	Minimum R_L		10		k Ω

ANALOG INTERFACE, TRANSMIT FILTER

R_{OX}	Output Resistance, VF_{XO}				100	Ω
V_{OSX}	Output DC Offset, VF_{XO}	VF_{X1+} Connected to GRDA, Input Op amp at Unity Gain			200	mV
PSRR ₂	Power Supply Rejection of V_{CC} at 1 kHz, VF_{XO}			35	40	dB
PSRR ₃	Power Supply Rejection of V_{BB} at 1 kHz, VF_{XO}			25	30	dB
C_{LX}	Load Capacitance, VF_{XO}				20	pF
R_{LX}	Minimum Load Resistance, VF_{XO}	Minimum R_L		3		k Ω
V_{OX}	Output Voltage Swing, 1 kHz, VF_{XO}	$R_L \geq 10 \text{ k}\Omega$			± 3.2	V
		$R_L \geq 3 \text{ k}\Omega$		± 2.5		

ANALOG INTERFACE, RECEIVE FILTER

I_{BR}	Input Leakage Current, VF_{R1}	$-3.2V < V_{IN} < 3.2V$			1	μA
R_{1R}	Input Resistance, VF_{R1}			2		M Ω
R_{OR}	Output Resistance, VF_{RO}				100	Ω
V_{OSR}	Output DC Offset, VF_{RO}	VF_{R1} Connected to GRDA			200	mV
PSRR ₄	Power Supply Rejection of V_{CC} at 1 kHz, VF_{RO}			30	35	dB
PSRR ₅	Power Supply Rejection of V_{BB} at 1 kHz, VF_{RO}			30	35	dB
C_{LR}	Load Capacitance, VF_{RO}				20	pF
R_{LR}	Minimum Load Resistance, VF_{RO}	Minimum R_L		10		k Ω
V_{OR}	Output Voltage Swing, VF_{RO}	$R_L = 10 \text{ k}\Omega$		± 3.2		V



DC AND OPERATION CHARACTERISTICS (continued)

ANALOG INTERFACE, RECEIVE FILTER DRIVER AMPLIFIER STAGE

Parameter	Test conditions	Values			Unit
		Min.	Typ.	Max.	
I _{BRA} Input Leakage Current, PWRI	-3.2C < V _{IN} < 3.2V			3	μA
R _{IRA} Input Resistance, PWRI		10			MΩ
R _{ORA} Output Resistance, PWRO ⁺ , PWRO ⁻	I _{OUT} < 10 mA -3.2V < V _{OUT} < 3.2V			1	Ω
V _{OSRA} Output DC offset, PWRO ⁺ , PWRO ⁻	PWRI Connected to GRDA			50	mV
C _{LRA} Lead Capacitance, PWRO ⁺ , PWRO ⁻				100	pF
V _{ORA1} Output Voltages Swing Across R _L , PWRO ⁺ , PWRO ⁻ Single Ended Connection	R _L ≥ 300Ω R _L Connected to GRDA	± 3.2			V
V _{ORA2} Output Voltage Swing, PWRO ⁺ , PWRO ⁻ Balanced Output Connection	R _L ≥ 600Ω R _L Connected between PWRO ⁺ and PWRO ⁻	± 6.4			V

AC CHARACTERISTICS (T_{amb} = 0°C to +70°C, V_{CC} = +5V ± 5%, V_{BB} = -5V ± 5%, GRDA = 0V, GRDD = 0V, unless otherwise specified).

Clock Input Frequency: CLK = 1.536 MHz ± 0.1%, CLKS = V_{ILO} (Tied to V_{BB})
 CLK = 1.544 MHz ± 0.1%, CLKS = V_{IHO} (Tied to GRDD)
 CLK = 2.048 MHz ± 0.1%, CLKS = V_{IHO} (Tied to V_{CC})
 CLK = 2.560 MHz ± 0.1%, CLKS = Open Circuit

TRANSMIT FILTER TRANSFER CHARACTERISTICS

Parameter	Test conditions	Values			Unit	
		Min.	Typ.	Max.		
G _{RX}	Gain Relative to Gain at 1 kHz					
	Below 50 Hz				dB	
	50 Hz			-35	dB	
	60 Hz		-26	-30	dB	
	200 Hz	OdBmO Signal = 1.2 V _{RMS} , Input at VF _{X1} ⁻	-1.8		-0.125	dB
	300 Hz to 3000 Hz		-0.125		+0.125	dB
	3300 Hz		-0.65		0.03	dB
	3400 Hz	Output at VF _{XO} is ≈ 1.73 V _{RMS}	-1.4		-0.1	dB
	4000 Hz				-14.5	dB
4600 Hz and Above				-33	dB	

AC CHARACTERISTICS (continued)

TRANSMIT FILTER TRANSFER CHARACTERISTICS

Parameter	Test conditions	Values			Unit	
		Min.	Typ.	Max.		
G_{AX}	Absolute Passband Gain at 1 kHz, $V_{F_{XO}}$	2.9	3.0	3.1	dB	
G_{AXT}	Gain Variation with Temperature at 1 kHz		0.0005		dB/°C	
G_{AXS}	Gain Variation with Supplies at 1 kHz		0.05		dB/V	
CT_{RT}	Cross Talk, Receive to Transmit, Measured at $V_{F_{XO}}$	$V_{F_{R1}} = 1.2 V_{RMS}$, 1 kHz Input $V_{F_{X1}^+}$, $V_{F_{X1}^-}$ Connected to GS_{X1} , GS_{X1} Connected through 10 k Ω to GRDA			-60	dB
N_{CX1}	Total C Message Noise at Output, $V_{F_{XO}}$	Gain Setting Op Amp at Unity Gain	6		dBrncO	
N_{CX2}	Total C Message Noise at Output, $V_{F_{XO}}$	Gain Setting Op Amp at 20 dB Gain	10		dBrncO	
D_{DX}	Differential Envelope Delay, $V_{F_{XO}}$ 1 kHz to 2.6 kHz			40	μ s	
D_{AX}	Absolute Delay at 1 kHz, $V_{F_{XO}}$			195	μ s	
DP_{X1}	Single Frequency Distortion Products	OdBm Input Signal at 1 kHz		-50	dB	
DP_{X2}	Single Frequency Distortion Products at Maximum Signal Level of +3 dBmO at $V_{F_{XO}}$	Gain Setting Op Amp at 20 dB Gain. The +3 dBmO signal at $V_{F_{XO}}$ is 1.73 V_{RMS}		-45	dB	

AC CHARACTERISTICS ($T_{amb} = 0^\circ\text{C}$ to $+70^\circ\text{C}$, $V_{CC} = +5V \pm 5\%$, $V_{BB} = -5V \pm 5\%$, $GRDA = 0V$, $GRDD = 0V$, unless otherwise specified).

Clock Input Frequency: CLK = 1.536 MHz \pm 0.1%, CLKS = V_{ILO} (Tied to V_{BB})
 CLK = 1.544 MHz \pm 0.1%, CLKS = V_{IIO} (Tied to GRDD)
 CLK = 2.048 MHz \pm 0.1%, CLKS = V_{IHO} (Tied to V_{CC})
 CLK = 2.560 MHz \pm 0.1%, CLKS = Open Circuit

RECEIVE FILTER TRANSFER CHARACTERISTICS

Parameter	Test conditions	Values			Unit	
		Min.	Typ.	Max.		
G_{RR}	Gain Relative to Gain at 1 kHz with $\sin x/x$ Correction	OdBmO Input Signal				
	Below 200 Hz	OdBmO Signal $\cong 1.2 V_{RMSX}$		0.125	dB	
	200 Hz		-0.125	0.125	dB	
	300 Hz to 3000 Hz	$(\sin \frac{\pi f}{(8000)} / \frac{\pi f}{(8000)})$,	-0.125		0.125	dB
	3300 Hz	Input at $V_{F_{R1}}$	-0.65		0.03	dB
3400 Hz			-1.4	-0.1	dB	



AC CHARACTERISTICS (continued)

RECEIVE FILTER TRANSFER CHARACTERISTICS

Parameter	Test conditions	Values			Unit	
		Min.	Typ.	Max.		
G _{RR}	4000 Hz			-14.5	dB	
	4600 Hz and Above			-32	dB	
G _{AR}	Absolute Passband Gain at 1 kHz, V _{FRO}	-0.1	0	+0.1	dB	
G _{ART}	Gain Variation with Temperature at 1 kHz	0dBmO Signal Level		0.0005	dB/°C	
G _{ARS}	Gain Variation with Supplies at 1 kHz	0dBmO Signal Level, Supplies ± 5%		0.05	dB/V	
C _{TR}	Cross Talk, Transmit to Receive, Measured at V _{FRO}	V _{F_XO} = 1.73 V _{RMS} , 1 kHz Output, V _{F_RI} Connected to GRDA			-60	dB
N _{CR}	Total C Message Noise at Output, V _{FRO}	V _{FRO} Output or PWRO* and PWRO~ Connected with Unity Gain		6	dBrc0	
D _{DR}	Differential Envelope Delay, V _{FRO} , 1 kHz to 2.6 kHz			120	μs	
D _{AR}	Absolute Delay at 1 kHz, V _{FRO}			125	μs	
DP _{R1}	Single Frequency Distortion Products	0dBm Input Signal at 1 kHz		-50	dB	
DP _{R2}	Single Frequency Distortion Products at Maximum Signal Level of +3 dBmO at V _{FRO}	+3 dBmO Signal Level of 1.73 V _{RMS} , 1 kHz Input at V _{FRO}		-45	dB	

FUNCTIONAL DESCRIPTION


Pin 1 – VF_{XI}⁺

Pin 1 is the non-inverting input of the gain adjustment op amp in the transmit filter section. The signal applied to this pin typically comes from the transmit leg of a 2-to-4 wire hybrid. This input may be AC or DC coupled. This signal passes through the op amp to the transmit (band-pass) switched-capacitor filter which will pass frequencies between 300 and 3200 Hz, provide rejection of the 50/60 Hz power line frequency and provide antialiasing for an 8 kHz sampling system. This filter exceeds AT&T D3 and D4 specifications and is compatible with the CCITT G712 recommendations. Its specifications meet the digital class 5 central office switching systems requirements. The transmit filter transfer characteristics and specifications are shown in Figure 1.

Pin 2 – VF_{XI}⁻

Pin 2 is the inverting input of the gain adjustment op amp on the transmit filter. A return path for the op-amp output is provided by GS_X. Pin 3, Pins 2 and 3 may be used to provide gain up to 20 dB without degrading the noise performance of the filters.

This op amp has a common mode range of ± 2.5V, low DC offset (2.5 mV typ.) and can provide a voltage gain greater than 2000. The unity gain bandwidth is approximately 2 MHz. The transmit filter, excluding the input op amp, provides a gain of +3 dB in the passband.

FUNCTIONAL DESCRIPTION (continued)
Fig. 1 - Transmit filter transfer characteristics

Pin 3 - GS_X

Pin 3 is connected to the output of the gain-adjustment op amp in the transmit filter section. For proper operation, the load impedance connected to the GS_X output should be greater than 10 K Ω in parallel with 20 pF (Refer to Figure 2).

Pin 4 - VF_{R0}

Pin 4 is the output of the receive (low-pass) filter and is capable of driving high impedance electronic hybrids. The gain of the receive signal may be attenuated by using a resistor divider as shown in Figure 2. The resistive load connected to VF_{R0} should be greater than 10 K Ω .


If the receive filter is to drive a transformer hybrid, VF_{R0} should be connected to PW_{R1} (Pin 5) as shown in Figure 3.

Pin 5 - PW_{R1}

Pin 5 provides the input to the power driver amplifiers which interface the receive filter to a transformer hybrid. PW_{R1} is a high impedance input which can be driven by VF_{R0} directly. The input voltage range is $\pm 3.2V$ and the gain for a bridged output is 6 dB. The power amplifiers may be deactivated when not being utilized by tying PW_{R1} to V_{BB}.


FUNCTIONAL DESCRIPTION (continued)

Fig. 2 - Transmit and receive gain adjustment



$$R_3 \cdot \frac{R_4 Z_L}{R_4 + Z_L} \geq 10k\Omega$$

Fig. 3 - Typical connection of the output power amplifier stage



WHERE R_1, R_2 GAIN SETTING RESISTORS
 R_L SERIES LOAD RESISTOR

Pin 7 - PWRO+ and PWRO-

The differential-output amplifier stage is provided to drive low impedance loads directly. The receive signal may be adjusted by a voltage divider as shown in Figure 3. The series impedance resistor and the hybrid transformer should present an AC load resistance of 600Ω (min.) to the amplifiers in a bridged configuration. With a 600Ω load between pins 6 and 7, the maximum voltage swing across the loads is ± 6.4 volts. These may also be used to drive loads which are connected to ground. If the power amplifiers are not required in a particular application they should be deactivated by typing PWRI to V_{BB} .

Pin 8 - V_{BB}

Pin 8 is the negative supply pin. The voltage supplied to this pin should be $-5V \pm 5\%$.


Pin 9 - V_{CC}

Pin 9 is the positive supply pin. The voltage supplied to this pin should be $+5V \pm 5\%$.

Pin 10 - VFR1

Pin 10 is the analog input to the receive filter. The receive signal is typically generated by the decoder section of a μ or A law companding Codec. The receive filter is a low-pass switched-capacitor filter which will pass frequencies up to 3200 Hz and provides the $\sin x/x$ correction needed to give the Codec decoder and receive filter pair unity gain over the passband. This filter exceeds the AT&T D3/D4 specifications and is compatible with the CCITT G712 recommendation.

The receive filter transfer characteristics and specifications, including the $\sin x/x$ response introduced by the decoder, are shown in Figure 4.

FUNCTIONAL DESCRIPTION (continued)
Fig. 4 - Receive filter transfer characteristics

NOTES:

1. The broken line shows the $x/\sin x$ response of the filter only. This response corrects the $\sin x/x$ response of the sample and hold output of the codec and provides unity gain in the passband.
2. The Typical filter transfer function shown is the combined response of the codec and the receive filter. The combined response meets the stated specifications.

Pin 11 – GRDD

Pin 11 serves as the digital ground return for the internal clock. The digital ground is not internally connected to the analog ground. The digital and analog grounds should be tied together as close as practical to the system supply ground.

Pin 12 – CLK

The digital clock signal should be supplied to Pin 12. Four clock frequencies (1.536 MHz, 1.544 MHz, 2.048 MHz, or 2.560 MHz) may be used. The desired clock frequency is selected by the CLKS input (Refer to Table 1). For proper operation this clock should be tied to the receive clock of the Codec.



Pin 13 – PDWN

This control input is used to place the M5912 in the standby power-down mode. Power down occurs when the signal on this input is pulled high. Standard TTL levels may be used. An internal pull up to the positive supply is provided. A settling time of 15 ms (typ) should be allowed after power is restored.

Pin 14 – CLKS

The voltage level on this pin will select the desired clock frequency to drive Pin 12. Table 1 defines the clock selection. When using the open circuit (2.560 MHz clock frequency) mode, the capacitance to adjacent signal lines should be minimized.

Table 1 – Input Clock Select

CODEC Clock	Clock Bits/ Frame	M5912 CLK Input Pin 12	M5912 CLKS Input Pin 14
1.536 MHz	192	1.536 MHz	V _{BB} , -5V
1.544 MHz	193	1.544 MHz	GRDD
2.048 MHz	256	2.046 MHz	V _{CC} , +5V
2.560 MHz	320	2.560 MHz	Open Circuit

Pin 15 – GRDA

Pin 15 serves as the ground return for the analog circuits of the transmit and receive sections. The analog ground is not internally connected to the digital ground. The digital and analog ground should be tied together as close as practical to the system supply ground.

Pin 16 – VF_{XO}

Pin 16 is the analog output of the transmit filter. The output voltage range is ± 3.2 volts and the DC offset is less than 200 mV. This output should be AC coupled to the transmit (encoder) section of the Codec.

DECOUPLING RECOMMENDATIONS

PC board decoupling should be sufficient to prevent power supply transients (including turn on and turn on and turn off) from exceeding the absolute maximum rating of the device. A minimum of 1 μ F is recommended for each power supply.

A 0.05 μ F bypassing capacitor should also be connected from each power supply to GRDA at the M5912 device. However, this decoupling may be reduced depending on board design and performance.