


8-BIT SHIFT REGISTER WITH OUTPUT LATCHES (3-STATE)

PRELIMINARY DATA

- **LOW POWER DISSIPATION**
 $I_{CC} = 4 \mu A$ (MAX.) AT $T_A = 25^\circ C$
- **HIGH NOISE IMMUNITY**
 $V_{NIH} = V_{NIL} = 28\% V_{CC}$ (MIN.)
- **OUTPUT DRIVE CAPABILITY**
 15 LSTTL LOADS FOR QA TO QH
 10 LSTTL LOADS FOR QH'
- **SYMMETRICAL OUTPUT IMPEDANCE**
 $|I_{OH}| = |I_{OL}| = 6mA$ MIN. FOR QA TO QH
 4mA Min. FOR QH'
- **BALANCED PROPAGATION DELAYS**
 $t_{PLH} = t_{PHL}$
- **WIDE OPERATING VOLTAGE RANGE**
 V_{CC} (OPR) = 2V to 6V
- **PIN AND FUNCTION COMPATIBLE**
 WITH 54/74LS595





DESCRIPTION

The M54/74HC595 is a high speed CMOS 8-BIT SHIFT REGISTERS/OUTPUT LATCHES (3-STATE) fabricated in silicon gate C²MOS technology. It has the same high speed performance of LSTTL combined with true CMOS low power consumption. This device contains an 8-bit serial-in, parallel-out shift register that feeds an 8-bit D-type storage register. The storage register has 8 3-STATE outputs. Separate clocks are provided for both the shift register and the storage register.

The shift register has a direct-overriding clear, serial input, and serial output (standard) pins for cascading. Both the shift register and storage register use positive-edge triggered clocks. If both clocks are connected together, the shift register state will always be one clock pulse ahead of the storage register. All inputs are equipped with protection circuits against static discharge or transient excess voltage.

PIN CONNECTIONS (top view)




NC =
No Internal
Connection

TRUTH TABLE


INPUTS					FUNCTION
SI	SCK	$\overline{\text{SCLR}}$	RCK	$\overline{\text{G}}$	
X	X	X	X	H	QA THRU QH OUTPUTS DISABLE
X	X	X	X	L	QA THRU QH OUTPUTS ENABLE
X	X	L	X	X	SHIFT REGISTER IS CLEARED
L		H	X	X	FIRST STAGE OF S.R. BECOMES "L". OTHER STAGES STORE THE DATA OF PREVIOUS STAGE, RESPECTIVELY
H		H	X	X	FIRST STAGE OF S.R. BECMEOSE "H". OTHER STAGE STORE THE DATA OF PREVIOUS STAGE, RESPECTIVELY
X		H	X	X	STATE OF S.R. IS NOT CHANGED
X	X	X		X	S.R. DATA IS STORED INTO SOTRAGE REGISTER
X	X	X		X	STORAGE REGISTER STATE IS NOT CHANGED

X: DON'T CARE


BLOCK DIAGRAM



LOGIC DIAGRAM



TIMING CHART



ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Value	Unit
V_{CC}	Supply Voltage	- 0.5 to 7	V
V_I	DC Input Voltage	- 0.5 to $V_{CC} + 0.5$	V
V_O	DC Output Voltage	- 0.5 to $V_{CC} + 0.5$	V
I_{IK}	DC Input Diode Current	± 20	mA
I_{OK}	DC Output Diode Current	± 20	mA
I_O	DC Output Current Per Pin QA-QH	± 35	mA
I_O	DC Output Current Per Pin QH'	± 25	mA
I_{CC} or I_{GND}	DC V_{CC} or Ground Current	± 70	mA
P_D	Power Dissipation	500 (*)	mW
T_{stg}	Storage Temperature	- 65 to 150	$^{\circ}C$
T_L	Lead Temperature 10 sec	300	$^{\circ}C$


Absolute Maximum Ratings are those values beyond which damage to the device may occur. Functional operation under these condition is not implied.

(*) 500 mW: $\cong 65^{\circ}C$ derate to 300 mW by 10 mW/ $^{\circ}C$: $65^{\circ}C$ to $85^{\circ}C$

RECOMMENDED OPERATING CONDITIONS

Symbol	Parameter	Value	Unit
V_{CC}	Supply Voltage	2 to 6	V
V_I	Input Voltage	0 to V_{CC}	V
V_O	Output Voltage	0 to V_{CC}	V
T_A	Operating Temperature 74HC Series 54HC Series	- 40 to 85 - 55 to 125	$^{\circ}C$
t_r, t_f	Input Rise and Fall Time	$V_{CC} \begin{cases} 2 \text{ V} & 0 \text{ to } 1000 \\ 4.5 \text{ V} & 0 \text{ to } 500 \\ 6 \text{ V} & 0 \text{ to } 400 \end{cases}$	ns

INPUT AND OUTPUT EQUIVALENT CIRCUIT



DC SPECIFICATIONS

Symbol	Parameter	V _{CC}	Test Condition	T _A = 25°C 54HC and 74HC			- 40 to 85°C 74HC		- 55 to 125°C 54HC		Unit
				Min.	Typ.	Max.	Min.	Max.	Min.	Max.	
V _{IH}	High Level Input Voltage	2.0 4.5 6.0		1.5 3.15 4.2	— — —	— — —	1.5 3.15 4.2	— — —	1.5 3.15 4.2	— — —	V
V _{IL}	Low Level Input Voltage	2.0 4.5 6.0		— — —	— — —	0.5 1.35 1.8	— — —	0.5 1.35 1.8	— — —	0.5 1.35 1.8	V
V _{OH}	High Level Output Voltage QA-QH	2.0	V _{IN}	I _{OH}	1.9	2.0	—	1.9	—	1.9	V
		4.5	V _{IH}	— 20 µA	4.4	4.5	—	4.4	—	4.4	
		6.0	or		5.9	6.0	—	5.9	—	5.9	
		4.5 6.0	V _{IL}	— 6.0 mA — 7.8 mA	4.18 5.68	4.31 5.8	— —	4.13 5.63	— —	4.10 5.60	
V _{OL}	Low Level Output Voltage QA-QH	2.0	V _{IN}	I _{OH}	—	0	0.1	—	0.1	—	V
		4.5	V _{IH}	20 µA	—	0	0.1	—	0.1	—	
		6.0	or		—	0	0.1	—	0.1	—	
		4.5 6.0	V _{IL}	6.0 mA 7.8 mA	— —	0.17 0.18	0.26 0.26	— —	0.33 0.33	— —	0.40 0.40
V _{OH}	High Level Output Voltage QH'	2.0	V _{IN}	I _{OH}	1.9	2.0	—	1.9	—	1.9	V
		4.5	V _{IH}	— 20 µA	4.4	4.5	—	4.4	—	4.4	
		6.0	or		5.9	6.0	—	5.9	—	5.9	
		4.5 6.0	V _{IL}	— 4.0 mA — 5.2 mA	4.18 5.68	4.31 5.8	— —	4.13 5.63	— —	4.10 5.60	
V _{OL}	Low Level Output Voltage QH'	2.0	V _{IN}	I _{OH}	—	0	0.1	—	0.1	—	V
		4.5	V _{IH}	20 µA	—	0	0.1	—	0.1	—	
		6.0	or		—	0	0.1	—	0.1	—	
		4.5 6.0	V _{IL}	4.0 mA 5.2 mA	— —	0.17 0.18	0.26 0.26	— —	0.33 0.33	— —	0.40 0.40
I _{IN}	Input Leakage Current	6.0	V _{IN} = V _{CC} or GND			—	—	± 0.1	—	± 1	µA
I _{OZ}	3-State Output Off state Current	6.0	V _I = V _{IH} or V _{IL} V _O = V _{CC} or GND			—	—	± 0.5	—	± 10	
I _{CC}	Quiescent Supply Current	6.0	V _{IN} = V _{CC} or GND			—	—	4	—	40 80	

AC ELECTRICAL CHARACTERISTICS ($C_L = 50\text{pF}$, Input $t_r = t_f = 6\text{ns}$)

Symbol	Parameter	V_{CC}	Test Condition	$T_A = 25^\circ\text{C}$ 54HC and 74HC			-40 to 85°C 74HC		-55 to 125°C 54HC		Unit
				Min.	Typ.	Max.	Min.	Max.	Min.	Max.	
t_{LH} t_{THL}	Output Transition Time (QA-QH) PARALLEL	2.0 4.5 6.0		— — —	25 7 6	60 12 10	— — —	75 15 13	— — —	90 18 15	ns
t_{LH} t_{THL}	Output Transition Time (QH') SERIAL	2.0 4.5 6.0		— — —	30 8 7	75 15 13	— — —	95 19 16	— — —	110 22 19	ns
t_{PLH} t_{PHL}	Propagation Delay Time (SCK-QH')	2.0 4.5 6.0		— — —	80 20 17	160 32 27	— — —	200 40 34	— — —	240 40 41	ns
t_{PLH} t_{PHL}	Propagation Delay Time (RCK-QH)	2.0 4.5 6.0		— — —	88 22 19	175 35 30	— — —	220 44 37	— — —	265 53 45	ns
t_{PHL}	Propagation Delay Time (SCLR-QH')	2.0 4.5 6.0		— — —	88 22 19	175 35 30	— — —	220 44 37	— — —	265 53 45	ns
f_{MAX}	Maximum Clock Frequency	2.0 4.5 6.0		6 30 35	12 50 59	— — —	5 25 28	— — —	4 20 24	— — —	MHz
$t_{W(H)}$ $t_{W(L)}$	Minimum Pulse Width (SCK, RCK)	2.0 4.5 6.0		— — —	30 8 7	75 15 13	— — —	95 19 16	— — —	110 22 19	ns
$t_{W(L)}$	Minimum Pulse Width (SCLR)	2.0 4.5 6.0		— — —	30 8 7	75 15 13	— — —	95 19 16	— — —	110 22 19	ns
t_S	Minimum Set-up Time (SI-SCK)	2.0 4.5 6.0		— — —	20 5 4	50 10 9	— — —	65 13 11	— — —	75 15 13	ns
t_S	Minimum Set-up Time (SCK-RCK)	2.0 4.5 6.0		— — —	30 8 7	75 15 13	— — —	95 19 16	— — —	110 22 19	ns
t_S	Minimum Set-up Time (SCLR-RCK)	2.0 4.5 6.0		— — —	44 11 9	100 20 17	— — —	125 25 21	— — —	150 30 26	ns
t_H	Minimum Hold Time	2.0 4.5 6.0		— — —	— — —	0 0 0	— — —	0 0 0	— — —	0 0 0	ns
t_{REM}	Minimum Clear Removal Time	2.0 4.5 6.0		— — —	10 2 2	50 10 9	— — —	65 13 11	— — —	75 15 13	ns


AC ELECTRICAL CHARACTERISTICS (Continued)

Symbol	Parameter	V_{CC}	Test Condition	$T_A = 25^\circ\text{C}$ 54HC and 74HC			-40 to 85°C 74HC		-55 to 125°C 54HC		Unit
				Min.	Typ.	Max.	Min.	Max.	Min.	Max.	
t_{PZL} t_{PZH}	3-State Output Enable Time	2.0 4.5 6.0	$R_L = 1\text{k}\Omega$	— — —	68 17 14	135 27 23	— — —	170 34 29	— — —	205 41 35	ns
t_{PLZ} t_{PHZ}	3-State Output Disable Time	2.0 4.5 6.0	$R_L = 1\text{k}\Omega$	— — —	64 21 18	150 30 26	— — —	190 38 33	— — —	225 45 38	ns
C_{IN}	Input Capacitance			—	5	10	—	10	—	10	pF
C_{OUT}	Output Capacitance			—	10	—	—	—	—	—	pF
$C_{PD} (*)$	Power Dissipation Capacitance			—	254	—	—	—	—	—	pF


Note (*) C_{PD} is defined as the value of IC's internal equivalent capacitance which is calculated from the operating current consumption without load. (Refer to Test Circuit)

Average operating current is: $I_{CC(opr.)} = C_{PD} \cdot V_{CC} \cdot f_{IN} + I_{CC}$

SWITCHING CHARACTERISTICS TEST WAVEFORM



SWITCHING CHARACTERISTICS TEST WAVEFORM



TEST CIRCUIT I_{CC} (Opr.)

