

SANYO Semiconductors DATA SHEET

An ON Semiconductor Company

LV8094CT — Piezo Actuator Driver IC

Overview

The LV8094CT is a piezoelectric actuator driver IC. It internally generates drive waveforms and this makes it possible to control piezoelectric actuators with simple instructions.

Features

- Actuators using piezoelectric elements can be driven and controlled simply by I²C communication.
- The piezoelectric drive waveforms are set externally by serial input signals using the I²C interface. The rising and falling timings are determined with clock count.
- ENIN input that controls the startup/stop of the IC.
- The time for which the actuator is driven is determined with the drive frequency setting based on I²C communication.
- Provides a busy signal output during periods when the actuator is being driven by OUT pin output so that applications can be aware of the actuator operating/stopped state.
- Built-in undervoltage protection circuits, and register power-on reset function.

Specifications

Absolute Maximum Ratings at Ta = 25°C, GND = 0V

| Parameter | Symbol | Conditions | Ratings | Unit |
|-----------------------------|----------------------|--------------------------------|------------------------------|------|
| Supply voltage | V _{CC} max | | -0.5 to 5.0 | V |
| Output current | I _O max | | 300 | mA |
| Peak output current | IO peak1 | t ≤ 1ms | 750 | mA |
| | I _O peak2 | t ≤ 10μs | 1200 | mA |
| Input signal voltage | V _{IN} max | | -0.5 to V _{CC} +0.5 | V |
| Allowable power dissipation | Pd max | *Mounted on a specified board. | 350 | mW |
| Operating temperature | Topr | | -30 to +85 | °C |
| Storage temperature | Tstg | | -55 to +125 | °C |

^{*} Specified board : 40mm×40mm×1.6mm, glass epoxy board.

- Any and all SANYO Semiconductor Co.,Ltd. products described or contained herein are, with regard to "standard application", intended for the use as general electronics equipment (home appliances, AV equipment, communication device, office equipment, industrial equipment etc.). The products mentioned herein shall not be intended for use for any "special application" (medical equipment whose purpose is to sustain life, aerospace instrument, nuclear control device, burning appliances, transportation machine, traffic signal system, safety equipment etc.) that shall require extremely high level of reliability and can directly threaten human lives in case of failure or malfunction of the product or may cause harm to human bodies, nor shall they grant any guarantee thereof. If you should intend to use our products for applications outside the standard applications of our customer who is considering such use and/or outside the scope of our intended standard applications, please consult with us prior to the intended use. If there is no consultation or inquiry before the intended use, our customer shall be solely responsible for the use.
- Specifications of any and all SANYO Semiconductor Co.,Ltd. products described or contained herein stipulate the performance, characteristics, and functions of the described products in the independent state, and are not guarantees of the performance, characteristics, and functions of the described products as mounted in the customer's products or equipment. To verify symptoms and states that cannot be evaluated in an independent device, the customer should always evaluate and test devices mounted in the customer's products or equipment.

Allowable Operating Conditions at Ta = 25°C, GND = 0V

| Parameter | Symbol | Conditions | Ratings | Unit |
|-----------------------------------|----------|------------|-------------------------|-------|
| Supply voltage | Vcc | | 2.2 to 3.3 | V |
| Input signal voltage | V_{IN} | | -0.3 to V _{CC} | V |
| Corresponding CLK input frequency | Fclk | | to 60 | MHz |
| Maximum operating frequency | Ct max | | Set STP count × 512 | Times |

Electrical Characteristics at Ta = 25°C, $V_{CC} = 2.8V$, GND = 0V, unless otherwise specified.


| Doministra | O: ::==h =-l | Condition - | | Ratings | | Unit |
|---------------------------------------|-------------------|-------------------------------------|---------------------|---------|----------------------|------|
| Parameter | Symbol | Conditions | min | typ | typ max | |
| Standby mode current drain | ICC0 | No CLK input, When CLK/SDA=L | | | 1.0 | μΑ |
| Operating mode current drain | I _{CC} 1 | CLK = 10MHz, When SCL/SDA=L | | 0.5 | 1.0 | mA |
| High-level input voltage | VIH | $2.2V \le V_{CC} \le 3.3V$ SCL, SDA | 1.5 | | V _{CC} +0.3 | V |
| Low-level input voltage | V _{IL} | $2.2V \le V_{CC} \le 3.3V$ SCL, SDA | -0.3 | | 0.3 | V |
| CLK pin high-level input voltage | V _{IH} 2 | CLK | 0.5×V _{CC} | | V _{CC} +0.3 | V |
| CLK pin low-level input voltage | V _{IL} 2 | CLK | -0.3 | | 0.2×V _{CC} | V |
| Low voltage detection voltage | Vres | V _{CC} voltage | 1.8 | 2.0 | 2.2 | V |
| Output block upper-side on resistance | RonP | | | 0.8 | 1.5 | Ω |
| Output block lower-side on resistance | RonN | | | 0.6 | 1.2 | Ω |
| Turn on time | TPLH | With no load *1 | | | 0.15 | μS |
| Turn off time | TPHL | With no load *1 | | | 0.1 | μS |


^{*1 :} Rising time from 10 to 90% and falling time from 90 to 10% are specified with regard to the OUT pin voltage.

Package Dimensions


unit: mm (typ)


3381





Pin Assignment





Top view

A1:SCL A2:SDA


A3:OUT1

A4:RFG B1:CLK

B2:GND

B3:V_{CC} B4:OUT2

Block Diagram



Value of the resistor connected to the RFG pin

Inrush current flowing to the piezoelectric elements can be controlled in the LV8094CT by inserting a resistor between the RFG pin and GND potential.


Since the resistance affects the actuator operation, the constant must be determined in a range from 0 to 3.3Ω while monitoring the operation of the actuator.

Capacitor on the VCC line

Piezoelectric actuators are capacitive loads in electrical terms, and they operate units by charging and discharging the charges. Since the charge between the capacitor on the V_{CC} line and piezoelectric elements is transferred, the capacitor must be mounted near the V_{CC} pin. The capacitance of the capacitor required is determined by the capacitance of the piezoelectric element. A capacitance within a range that does not affect operation must be selected.

Serial Bus Communication Specifications

I²C serial transfer timing conditions



Standard mode

| Parameter | symbol | Conditions | min | typ | max | unit |
|---------------------------|--------|---|------|-----|------|------|
| SCL clock frequency | fscl | SCL clock frequency | 0 | | 100 | kHz |
| Data setup time | ts1 | Setup time of SCL with respect to the falling edge of SDA | 4.7 | | | μS |
| | ts2 | Setup time of SDA with respect to the rising edge of SCL | 250 | | | ns |
| | ts3 | Setup time of SCL with respect to the rising edge of SDA | 4.0 | | | μS |
| Data hold time | th1 | Hold time of SCL with respect to the rising edge of SDA | 4.0 | | | μS |
| | th2 | Hold time of SDA with respect to the falling edge of SCL | 0.06 | | | μS |
| Pulse width | twL | SCL low period pulse width | 4.7 | | | μS |
| | twH | SCL high period pulse width | 4.0 | | | μS |
| Input waveform conditions | ton | SCL/SDA (input) rising time | | | 1000 | ns |
| | tof | SCL/ SDA (input) falling time | | | 300 | ns |
| Bus free time | tbuf | Interval between stop condition and start condition | 4.7 | | | μS |


High-speed mode

| Parameter | Symbol | Conditions | min | typ | max | unit |
|---------------------------|--------|---|------|-----|-----|------|
| SCL clock frequency | fscl | Clock frequency of SCL | 0 | | 400 | kHz |
| Data setup time | ts1 | Setup time of SCL with respect to the falling edge of SDA | 0.6 | | | μS |
| | ts2 | Setup time of SDA with respect to the rising edge of SCL | 100 | | | ns |
| | ts3 | Setup time of SCL with respect to the rising edge of SDA | 0.6 | | | μS |
| Data hold time | th1 | Hold time of SCL with respect to the rising edge of SDA | 0.6 | | | μS |
| | th2 | Hold time of SDA with respect to the falling edge of SCL | 0.06 | | | μS |
| Pulse width | twL | SCL low period pulse width | 1.3 | | | μS |
| | twH | SCL high period pulse width | 0.6 | | | μS |
| Input waveform conditions | ton | SCL/SDA (input) rise time | | | 300 | ns |
| | tof | SCL/SDA (input) fall time | | | 300 | ns |
| Bus free time | tbuf | Interval between the stop condition and the start condition | 1.3 | | | μS |

I²C bus transfer method


Start and stop conditions

The I²C bus requires that the state of SDA be preserved while SCL is high as shown in the timing diagram below during a data transfer operation.



When data is not being transferred, both SCL and SDA are in the high state. The start condition is generated and access is started when SDA is changed from high to low while SCL and SDA are high.

Conversely, the stop condition is generated and access is ended when SDA is changed from low to high while SCL is high.



Data transfer and acknowledgement response

After the start condition is generated, data is transferred one byte (8 bits) at a time. Any number of data bytes can be transferred consecutively.

An ACK signal is sent to the sending side from the receiving side every time 8 bits of data are transferred. The transmission of an ACK signal is performed by setting the receiving side SDA to low after SDA at the sending side is released immediately after the clock pulse of SCL bit 8 in the data transferred has fallen low.

After the receiving side has sent the ACK signal, if the next byte transfer operation is to receive only the byte, the receiving side releases SDA on the falling edge of the 9th clock of SCL.


There are no CE signals in the I²C bus; instead, a 7-bit slave address is assigned to each device, and the first byte of the transfer data is allocated to the 7-bit slave address and to the command (R/W) which specifies the direction of subsequent data transfer.

The READ function of the LV8094CT provides only the functionality to test the BUSY state.


7-bit address data is transferred sequentially starting at the MSB and the second and subsequent bytes are written if the state of the 8th bit is low and read if the state is high.

In the LV8094CT, the slave address is stipulated to be "1110010.".

WRITE mode timing



READ mode timing




Data transfer write format

The slave address and Write command must be allocated to the first byte and the register address in the serial map must be designated in the second byte.

For the third byte, data transfer is carried out to the address designated by the register address which is written in the second byte. Subsequently, if data continues, the register address value is automatically incremented for the fourth and subsequent bytes.

Thus, continuous data transfer starting at the designated address is made possible.

After the register address reaches 07h, the transfer address for the next byte is set to 00h.



Serial Map

| | | | R | egister | Addres | ss | | | | Data | | | | | | | |
|---|-------------------------|----|----|---------|--------|----|----|----|-------------------------|-------------|------|-------|-----------|------|---------|------|--|
| | A7 | A6 | A5 | A4 | А3 | A2 | A1 | A0 | D7 | D6 | D5 | D3 | D2 | D1 | D0 | | |
| | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | M/I | | | DR | VPULSE [6 | : 0] | | | |
| 0 | | | | | | | | | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | |
| | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | GATE | × | ENIN | CKSEI | _ [1 : 0] | RET | [1 : 0] | INIT | |
| 1 | | | | | | | | | 0 | 0 | 0 | 0 | 0 | 0 | 0 | | |
| | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | | | | RST | [7 : 0] | | | | |
| 2 | | | | | | | | | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | |
| | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | GTAS [7:0] | | | | | | | | |
| 3 | | | | | | | | | 0 | 0 0 0 0 0 0 | | | | | | 0 | |
| | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | GTBR [7:0] | | | | | | | | |
| 4 | | | | | | | | | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | |
| | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 1 | | | | GTBS | [7:0] | | | | |
| 5 | | | | | | | | | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | |
| | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 0 | | | | STP | [7:0] | | | | |
| 6 | | | | | | | | | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | |
| | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 1 | x x x x INITMOV [7 : 4] | | | | | | | | |
| 7 | | | | | | | | | 0 0 0 0 0 0 0 | | | | | | 0 | | |
| | READ mode only register | | | | | | | , | BUSY | × | × | × | × | × | × | × | |
| 8 | | | | | | | | | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | |

Upper: Register name Lower: Default value

Serial Mode Settings

| 0 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
|-----|---|---|---|---|---|---|---|----|----|----|----|----|----|----|----|

D0 to D6: DRVPULSE [6:0]

Operation count setting register. Specify a number from 0 to 127.

The number of cyclic operations determined by <DRVPLUSE setting> \times <STP setting> are performed.

Additional data can be input and data is added up to the equivalent of total of 512 pulses.

However, if the EN pin is set low or the ENIN register is set to 0, the DRVPULSE input is not accepted because the DRVPULSE counter is in the reset state.

Since the output operation is carried out at the time the DRVPULSE input is recognized, the generation of the OUT signal is started at the time an ACK signal is generated after the execution of the instruction at address 00H according to the value of the waveform setup register established at that time.


| D7 | M/I | Operation direct | ion switching |
|----|-------|------------------|-----------------------------|
| 0 | ∞ | *Default | Infinity distance direction |
| 1 | macro | | Macro direction |

Operation direction switching register


The operation count setting register is reset when the register is switched. To stop the operation of the unit, switch the M/I register and set DRVPULSE to 0 for input. This register is also used to set the direction of operation when the initialization sequence is to be performed.

| D0: Register for selecting whether the initialization sequence is to be performed when EN is set high and ENIN is set to 1. D0 | _ | | | | • | , | | , | 1 | _ | | | | | | | | |
|--|--|----|------|------------|-----------|----------|-----------|----------|----------|----------|-----------|----------|---------|----------|----------|----------|--------|--|
| is set to 1. D0 INIT | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | D7 | 0 | D5 | D4 | D3 | D2 | D1 | D0 | |
| Number of initialization sequence swing back | | | _ | er for s | electing | g wheth | ner the i | nitializ | ation se | equence | is to be | e perfor | med w | hen EN | is set h | nigh and | I ENIN | |
| D2 D1 RET Number of initialization sequence swing back *Default | | D0 | INI | Т | | | | | | | | | | | | | | |
| Number of initialization sequence swing back *Default * | | 0 | Init | ialization | to be per | rformed | | | | | | | | | | | | |
| *Default Default The content of the IC is activated only when the EN pin is set high and EN pin is set to 1. Double Doub | | 1 | Init | ialization | not to be | perform | ed | | | | | | | | | | | |
| D4 D3 CKSEL O 0 1/4 D6 1 1/2 1 0 1 1 0 0 1 1 0 0 0 0 | | D2 | D | 1 RE | Т | | | • | | | | | | | | | | |
| 1 | | 0 | 0 |) 2 t | imes | | | *Default | | | | | | | | | | |
| D4 D3 CKSEL Input clock division ratio switching *Default 1/4 0 1 1/2 1 1 0 1 1 (no frequency division) D5: ENIN ENIN register is used to start up IC and to give a trigger for initialization. Output operation of the IC is activated only when the EN pin is set high and EN pin is set to 1. A trigger for the initialization is also issued at the timing when the EN pin is set high and EN pin is set to 1. D7 GATE O MODE1 Gate mode operation *Default Forward/reverse/braking 1 MODE2 Forward/reverse/standby | | 0 | 1 | 1 t | ime | | | | | | | | | | | | | |
| D4 D3 CKSEL Input clock division ratio switching *Default 1/4 0 1 1/2 1/2 1 0 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 | | | | | imes | | | | | | | | | | | | | |
| Default 1/4 1/2 1/2 1 1/2 1 1 1 1 1 1 1 1 1 | | 1 | 1 | 4 t | imes | | | | | | | | | | | | | |
| D5 : ENIN ENIN register is used to start up IC and to give a trigger for initialization. Output operation of the IC is activated only when the EN pin is set high and EN pin is set to 1. A trigger for the initialization is also issued at the timing when the EN pin is set high and EN pin is set to 1. D7 GATE O MODE1 To Gate mode operation *Default Forward/reverse/braking Forward/reverse/standby 2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 | | D4 | D | 3 Ck | KSEL | | | Input | clock | divisio | n ratio s | switchi | ng | | | | | |
| D5 : ENIN ENIN register is used to start up IC and to give a trigger for initialization. Output operation of the IC is activated only when the EN pin is set high and EN pin is set to 1. A trigger for the initialization is also issued at the timing when the EN pin is set high and EN pin is set to 1. D7 GATE O MODE1 *Default Forward/reverse/braking Toward/reverse/standby 2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 | | 0 | 0 | 1/4 | 1 | | | | | | | | | | | | | |
| 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 | | 0 | 1 | 1/2 | 2 | | | | | | | | | | | | | |
| D5 : ENIN ENIN register is used to start up IC and to give a trigger for initialization. Output operation of the IC is activated only when the EN pin is set high and EN pin is set to 1. A trigger for the initialization is also issued at the timing when the EN pin is set high and EN pin is set to 1. D7 GATE O MODE1 *Default Forward/reverse/braking Forward/reverse/standby 2 0 0 0 0 0 0 0 1 0 D7 D6 D5 D4 D3 D2 D1 D0 | | 1 | 0 |) 1 | | | | | | | 1 (r | io frequ | iency d | ivision |) | | | |
| Output operation of the IC is activated only when the EN pin is set high and EN pin is set to 1. A trigger for the initialization is also issued at the timing when the EN pin is set high and EN pin is set to 1. D7 GATE | | 1 | 1 | 1 | | | | | | | 1 (r | o frequ | iency d | ivision |) | | | |
| 1 MODE2 Forward/reverse/standby 2 0 0 0 0 0 0 1 0 D7 D6 D5 D4 D3 D2 D1 D0 | Output operation of the IC is activated only when the EN pin is set high and EN pin is set to 1. A trigger for the initialization is also issued at the timing when the EN pin is set high and EN pin is set to 1. D7 GATE Gate mode operation | | | | | | | | | | | | the | | | | | |
| | | 1 | МС | DE2 | | | | Dei | uuit | | | | | - | | | | |
| RST7 to RST0 : Specifies the number of clocks per period (0 to 255). Default = 0 | 2 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | |
| | | | R | ST7 to | RST0 : | : Specif | fies the | numbe | r of clo | cks per | period | (0 to 2 | 55). De | efault = | 0 | | | |
| 3 0 0 0 0 0 0 1 1 D7 D6 D5 D4 D3 D2 D1 D0 | 3 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | |
| GTAS7 to GTAS0 : Sets the GATE_A pulse set value (0 to 255). Default = 0 | | • | | GTAS | 57 to GT | ΓAS0 : | Sets the | e GATE | E_A pul | se set v | alue (0 | to 255 |). Defa | ult = 0 | | | | |
| 4 0 0 0 0 0 1 0 0 D7 D6 D5 D4 D3 D2 D1 D0 | | | | | | | | _ | | | | | | | | | | |

GTBR7 to GTBR0 : Sets the GATE_B pulse reset value (0 to 255). Default = 0



GTBS7 to GTBS0 : Sets the GATE_B pulse set value (0 to 255). Default = 0



STP7 to STP0 : Specifies the number of output pulse steps with regard to DRIVE input (1 to 256). Default = 1 The setting value range is handled as the data value plus 1.

When data is input in 8-bit units (0 to 255), it is handled as an STP period of 1 to 256.



INITMOV7 to INITMOV4: Sets the number of swing back of the initialization sequence to be performed (16 to 256). Default = 16

| D3 | D2 | D1 | D0 | INIT7 to 4 | 1 | | 16 to 256 | i | | |
|----|----|------------|------------|------------|----|---|-----------|---|---|---|
| 0 | 0 | 0 | 0 | 0 | | | 16 | | | |
| 0 | 0 | 0 | 1 | 1 | | | 32 | | | |
| 0 | 0 | 1 | 0 | 2 | | | 48 | | | |
| 0 | 0 | 1 | 1 | 3 | | | 64 | | | |
| 0 | 1 | 0 | 0 | 4 | | | 80 | | | |
| 0 | 1 | 0 | 1 | 5 | | | 96 | | | |
| 0 | 1 | 1 | 0 | 6 | | | 112 | | | |
| 0 | 1 | 1 | 1 | 7 | | | 128 | | | |
| 1 | 0 | 0 | 0 | 8 | | | 144 | | | |
| 1 | 0 | 0 | 1 | 9 | | | 160 | | | |
| 1 | 0 | 1 | 0 | 10 | | | 176 | | | |
| 1 | 0 | 1 | 1 | 11 | | | 192 | | | |
| 1 | 1 | 0 | 0 | 12 | | | 208 | | | |
| 1 | 1 | 0 | 1 | 13 | | | 224 | | | |
| 1 | 1 | 1 | 0 | 14 | | | 240 | | | |
| 1 | 1 | 1 | 1 | 15 | | | 256 | | | |
| | | | | • | | | | | | |
| | ١ | No registe | er address | S | D7 | 0 | 0 | 0 | 0 | 0 |

READ only register line.

 $\mbox{D7}:\mbox{BUSY}$ register $\,$ Set to 1 when the IC is performing the output operation.


Set to 0 when the IC stops the output operation.

0

Functional Description

1 period:

One period of OUT waveform operation is equivalent to one output operation.



Initialization sequence (on or off and direction can be set by I²C):

This is an internal sequence in which the actuator is moved to the initial position when the IC is started up. Switching the value of the ENIN register from 0 to 1 when the EN pin is set high starts the IC (conversely, the IC is also started by switching the state of the EN pin from low to high when the ENIN is set to 1).

The presence or absence of the initialization operation can be set using the initialization mode select register (INIT). If the initialization operation is specified, the direction of the initialization sequence can be set using the M/I register.

- M/I register = 0: Initialization processing in infinity direction

 The IC performs the number of operations determined by STP setting period × INIT setting times in the infinite direction, then waits for the period equivalent to STP setting period × 4 times, and performs the number of swing back operations equal to STP setting period × RET setting times in the macro direction.
- M/I register = 1: Auto macro operation in macro direction
 The IC performs the number of operations determined by STP setting period × INIT setting times in the macro direction, then waits for the period equivalent to STP setting periods × 4, and performs the number of swing back operations equal to STP period setting period × RET setting times in the infinity direction.

CLK input:

The pin for the external CLK input that provides the reference time for generating drive waveforms.

The frequency division ratio for I²C communication can be selected from 1/4, 1/2, and 1/1. Drive waveforms are generated by counting this frequency-divided clk pulses as the basic count unit. The LV8093CS supports frequency from 10MHz to 60MHz depending on the frequency division ratio and counter settings.

Register setup sequence:


- (1) Apply V_{CC}.
- (2) Set register addresses x01 to 0x07 (set the waveform and drive conditions).
- (3) Set the ENIN register to 1 (invoke initialization procedures if initialization is enabled or start up the IC).
- (4) Set up M/I and DRVPULSE to start the AF operation (actuator operation instruction).


I²C communication during output operation:


I²C communication with all the registers is possible even when the IC is in operation (OUT processing or BUSY is held high).


Actuator drive waveform settings:

Configuration of piezoelectric actuator drive waveform









The drive waveforms are set using four parameters: RST, GTAS, GTBR and GTBS.

RST : Parameter determines the period, and sets the reference clock pulse count minus 1.

GTAS : Parameter determines the time taken for the gate signal A to the falling edge from the reference point.

Since the signal raises after two clock pulses from the reference, the Ta reference clock cycle count plus 1 is set.

GTBR : Parameter determines the time taken for the gate signal B to the rising edge from the reference point.

It sets the value obtained by adding the reference clock pulse count during the time from GTAS to "off."

GTBS : Parameter determines the time taken for the gate signal B to the falling ewdge from the reference point.


It sets the value obtained by adding the reference clock pulse count during the time from GTBR to "Tb."

[Example of settings] When setting reference clock to 10 MHz, period to $13 \mu s$, Ta to $2.0 \mu s$, off to $0.3 \mu s$, and Tb to $3.0 \mu s$ Since the reference clock time is $0.1 \mu s$:


The period is 130 clks. \rightarrow Specify 129 (RST value of 130 -1). Ta is 20 clks. \rightarrow Specify 21 (GTAS value of 20 + 1). off is 3 clks. \rightarrow Specify 24 (GTBR value of 21 + 3). Tb is 30 clks. \rightarrow Specify 54 (GTBS value of 24 + 30).

Timing charts


Enlarged view of the sequence of output signals




Sequence of initial setting operation ("on" or "off" can be set by the I^2C settings.) When M/I register = $00 \rightarrow$ Movement toward infinity position



When M/I register = $01 \rightarrow$ Movement toward macro position




Sequence of operations triggered by DRVPULSE input



BUSY output high, only during operation period

Gate setting output logic



- SANYO Semiconductor Co.,Ltd. assumes no responsibility for equipment failures that result from using products at values that exceed, even momentarily, rated values (such as maximum ratings, operating condition ranges, or other parameters) listed in products specifications of any and all SANYO Semiconductor Co.,Ltd. products described or contained herein.
- SANYO Semiconductor Co.,Ltd. strives to supply high-quality high-reliability products, however, any and all semiconductor products fail or malfunction with some probability. It is possible that these probabilistic failures or malfunction could give rise to accidents or events that could endanger human lives, trouble that could give rise to smoke or fire, or accidents that could cause damage to other property. When designing equipment, adopt safety measures so that these kinds of accidents or events cannot occur. Such measures include but are not limited to protective circuits and error prevention circuits for safe design, redundant design, and structural design.
- In the event that any or all SANYO Semiconductor Co.,Ltd. products described or contained herein are controlled under any of applicable local export control laws and regulations, such products may require the export license from the authorities concerned in accordance with the above law.
- No part of this publication may be reproduced or transmitted in any form or by any means, electronic or mechanical, including photocopying and recording, or any information storage or retrieval system, or otherwise, without the prior written consent of SANYO Semiconductor Co.,Ltd.
- Any and all information described or contained herein are subject to change without notice due to product/technology improvement, etc. When designing equipment, refer to the "Delivery Specification" for the SANYO Semiconductor Co.,Ltd. product that you intend to use.
- Information (including circuit diagrams and circuit parameters) herein is for example only; it is not guaranteed for volume production.
- Upon using the technical information or products described herein, neither warranty nor license shall be granted with regard to intellectual property rights or any other rights of SANYO Semiconductor Co.,Ltd. or any third party. SANYO Semiconductor Co.,Ltd. shall not be liable for any claim or suits with regard to a third party's intellectual property rights which has resulted from the use of the technical information and products mentioned above.

This catalog provides information as of August, 2009. Specifications and information herein are subject to change without notice.