Stacked Chip

128M (x16) Flash and 64M (x16) SCRAM and 8M (×16) SRAM

(Model No.: LRS1B07)

Spec No.: MFM2-J14109B

Issue Date: October 18, 2002



SPEC No.	MFN	M 2 - J 1	141091	В
ISSUE:	Oct.	18.	2002	

To;			
10,			

PRELIMINARY

SPECIFICATIONS

Product Type 64M (x16) Flash Memory +64M (x16) Flash Memory 64M (x16) Smartcombo RAM +8M (x16) SRAM

		LRS1B07
Mo	del No	(LRS1B07)
This d	levice specification	is subject to change without notice.
		ains <u>88</u> pages including the cover and appendix. LH28F640BF, LH28F128BF Series Appendix (FUM00701).
CUSTOMERS	S ACCEPTANCE	
DATE:		
BY:		PRESENTED
		BY: M. Okada M. OKADA
		Dept. General Manager

REVIEWED BY:

PREPARED BY:

Product Development Dept. III Flash Memory Division Integrated Circuits Group SHARP CORPORATION

M. Kawat J. Kataoka



- Handle this document carefully for it contains material protected by international copyright law. Any reproduction, full or in part, of this material is prohibited without the express written permission of the company.
- When using the products covered herein, please observe the conditions written herein and the precautions outlined in the following paragraphs. In no event shall the company be liable for any damages resulting from failure to strictly adhere to these conditions and precautions.
 - (1) The products covered herein are designed and manufactured for the following application areas. When using the products covered herein for the equipment listed in Paragraph (2), even for the following application areas, be sure to observe the precautions given in Paragraph (2). Never use the products for the equipment listed in Paragraph (3).
 - · Office electronics
 - · Instrumentation and measuring equipment
 - · Machine tools
 - Audiovisual equipment
 - · Home appliance
 - Communication equipment other than for trunk lines
 - (2) Those contemplating using the products covered herein for the following equipment which demands high reliability, should first contact a sales representative of the company and then accept responsibility for incorporating into the design fail-safe operation, redundancy, and other appropriate measures for ensuring reliability and safety of the equipment and the overall system.
 - Control and safety devices for airplanes, trains, automobiles, and other transportation equipment
 - Mainframe computers
 - Traffic control systems
 - Gas leak detectors and automatic cutoff devices
 - · Rescue and security equipment
 - Other safety devices and safety equipment, etc.
 - (3) Do not use the products covered herein for the following equipment which demands extremely high performance in terms of functionality, reliability, or accuracy.
 - Aerospace equipment
 - Communications equipment for trunk lines
 - Control equipment for the nuclear power industry
 - Medical equipment related to life support, etc.
 - (4) Please direct all queries and comments regarding the interpretation of the above three Paragraphs to a sales representative of the company.
- Please direct all queries regarding the products covered herein to a sales representative of the company.

SHARP

Contents	
1. Description.	. 3
2. Pin Configuration.	. 4
3. Block Diagram	. 6
4. Absolute Maximum Ratings	. 7
5. Recommended DC Operating Conditions	. 7
6. Flash Memory 1	
6.1 Truth Table	
6.1.1 Bus Operation	
6.1.2 Simultaneous Operation Modes Allowed with Four Planes	
6.2 Command Definitions for Flash Memory	
6.2.1 Command Definitions	
6.2.2 Identifier Codes for Read Operation	
6.2.3 Functions of Block Lock and Block Lock-Down	
6.2.4 Block Locking State Transitions upon Command Write	
6.2.5 Block Locking State Transitions upon WP Transition	
6.3 Register Definition	
6.4 Memory Map for Flash Memory	18
6.5 DC Electrical Characteristics for Flash Memory	
6.6 AC Electrical Characteristics for Flash Memory	
6.6.1 AC Test Conditions.	
6.6.2 Read Cycle	
6.6.3 Write Cycle (F- $\overline{\text{WE}}$ / F ₁ - $\overline{\text{CE}}$ Controlled)	
6.6.4 Block Erase, Full Chip Erase, (Page Buffer) Program Performance	
6.6.5 Flash Memory AC Characteristics Timing Chart	
6.6.6 Reset Operations	28
7. Flash Memory 2	29
7.1 Truth Table	29
7.1.1 Bus Operation	29
7.1.2 Simultaneous Operation Modes Allowed with Four Planes	30
7.2 Command Definitions for Flash Memory	31
7.2.1 Command Definitions	31
7.2.2 Identifier Codes for Read Operation	33
7.2.3 Functions of Block Lock and Block Lock-Down	34
7.2.4 Block Locking State Transitions upon Command Write	34
7.2.5 Block Locking State Transitions upon WP Transition	35
7.3 Register Definition	36
7.4 Memory Map for Flash Memory	39
7.5 DC Electrical Characteristics for Flash Memory	40
7.6 AC Electrical Characteristics for Flash Memory	42
7.6.1 AC Test Conditions.	42
7.6.2 Read Cycle	42
7.6.3 Write Cycle (F-WE / F ₂ -CE Controlled)	
7.6.4 Block Erase, Full Chip Erase, (Page Buffer) Program Performance	44
7.6.5 Flash Memory AC Characteristics Timing Chart	45
7.6.6 Reset Operations	

8.1	Truth	Table	. 5
	8.1.1	Bus Operation	. 5
8.2	DC El	ectrical Characteristics for Smartcombo RAM	
8.3	AC El	ectrical Characteristic for Smartcombo RAM	. :
	8.3.1	AC Test Conditions.	. :
	8.3.2	Read Cycle	. :
	8.3.3	Write Cycle	. :
	8.3.4	Initialization	. :
	8.3.5	Sleep Mode Entry / Exit	
8.4	Initial	zation	. :
8.5	Page I	Read Operation	
	8.5.1	Features of Page Read Operation	
8.6	Mode	Register Settings	
	8.6.1	Mode Register Setting Method	
	8.6.2	Cautions for Setting Mode Register	
8.7		combo RAM AC Characteristics Timing Chart	
	М	Table	
SRAN	M Truth 9.1.1	Table	
SRAN 9.1	M Truth 9.1.1 DC El	TableBus Operation	
SRAM 9.1 9.2	M Truth 9.1.1 DC EI AC EI	Table	•
SRAM 9.1 9.2	Truth 9.1.1 DC El AC El 9.3.1	Table. Bus Operation ectrical Characteristics for SRAM ectrical Characteristics for SRAM	•
SRAM 9.1 9.2	Truth 9.1.1 DC EI AC EI 9.3.1 9.3.2	Table. Bus Operation ectrical Characteristics for SRAM ectrical Characteristics for SRAM AC Test Conditions.	
SRAM 9.1 9.2	M Truth 9.1.1 DC El AC El 9.3.1 9.3.2 9.3.3	Table. Bus Operation ectrical Characteristics for SRAM ectrical Characteristics for SRAM AC Test Conditions. Read Cycle	
9.1 9.2 9.3	Truth 9.1.1 DC El AC El 9.3.1 9.3.2 9.3.3 SRAM	Table. Bus Operation ectrical Characteristics for SRAM ectrical Characteristics for SRAM AC Test Conditions. Read Cycle Write Cycle	
SRAM 9.1 9.2 9.3	Truth 9.1.1 DC EI AC EI 9.3.1 9.3.2 9.3.3 SRAN Data F	Table. Bus Operation ectrical Characteristics for SRAM ectrical Characteristics for SRAM AC Test Conditions. Read Cycle Write Cycle. I AC Characteristics Timing Chart.	
SRAM 9.1 9.2 9.3 9.4 9.5 0. Note	Truth 9.1.1 DC EI AC EI 9.3.1 9.3.2 9.3.3 SRAM Data F	Table Bus Operation ectrical Characteristics for SRAM ectrical Characteristics for SRAM AC Test Conditions. Read Cycle Write Cycle I AC Characteristics Timing Chart eteention Characteristics for SRAM	
SRAM 9.1 9.2 9.3 9.4 9.5 0. Note	Truth 9.1.1 DC EI AC EI 9.3.1 9.3.2 9.3.3 SRAM Data F	Table Bus Operation ectrical Characteristics for SRAM ectrical Characteristics for SRAM AC Test Conditions. Read Cycle Write Cycle I AC Characteristics Timing Chart etention Characteristics for SRAM	

3

1. Description

SHARP

The LRS1B07 is a combination memory organized as 4,194,304 x16 bit flash memory, 4,194,304 x16 bit flash memory, 4,194,304 x16 bit Smartcombo RAM and 524,288 x16 bit static RAM in one package.

Features

- 2.7V to 3.1V -Power supply -25°C to +85°C -Operating temperature
- -Not designed or rated as radiation hardened
- -72 pin CSP(LCSP072-P-0811) plastic package
- -Flash memory has P-type bulk silicon, and Smartcombo RAM has P-type bulk silicon, and SRAM has P-type bulk silicon
- -Flash memory and Smartcombo RAM share one power supply pin (F/SC-V_{CC})
- -For specifications of Flash memory, Smartcombo RAM and SRAM, refer to specification of each chip

Standby current of Flash memory and Smartcombo RAM

-Power supply current $250 \mu A$ (Max.)

Flash Memory 1 (F₁: 64M (x16) bit Flash Memory)

- -Access Time (Address) 65 ns (Max.)
- -Power supply current (The current for F/SC-V_{CC} pin and V_{PP} pin)

Read 25 mA (Max. $t_{CYCLE} = 200$ ns, CMOS Input)

Word write 60 mA (Max.) Block erase 30 mA (Max.)

Flash Memory 2 (F₂: 64M (x16) bit Flash Memory)

-Access Time (Address) 65 ns (Max.)

-Power supply current (The current for F/SC-V_{CC} pin and V_{PP} pin)

Read 25 mA (Max. $t_{CYCLE} = 200$ ns, CMOS Input)

Word write 60 mA Block erase 30 mA (Max.)

Smartcombo RAM (64M (x16) bit Smartcombo RAM)

-Access Time (Address) 65 ns (Max.)

65 ns -Cycle time (Min.)

-Power Supply current

Operating current 50 mA $(Max. t_{RC}, t_{WC} = Min.)$

SRAM (8M (x16) bit SRAM)

-Access Time (Address) 65 ns (Max.)

-Power Supply current Operating current 45 mA $(Max. t_{RC}, t_{WC} = Min.)$


Standby current $15 \mu A$ (Max.)



2. Pin Configuration INDEX (TOP View) 2 5 7 3 4 6 8 9 10 11 12 GND NC NC NC NC NC A20 **A**11 A15 A14 A13 A12 A DQ15 DQ14 В **A**8 A10 **A**9 DQ7 $(F-\overline{WE})$ (RY/BY DQ13 \mathbf{C} DQ6 DQ4 DQ5 RST GND T2 DQ12 D T_1 CE2 F/SC -VCC DQ3 DQ11 DQ10 E $\overline{\mathrm{WP}}$ VPP DQ2 $(S-\overline{OE})$ $\overline{\text{UB}}$ F \overline{LB} Т3 DQ9 DQ8 DQ0 DQ1 G**A**6 A2 \mathbf{A}_{1} F-OE S-CE1 Η A_0 GND NC

Note) From T₁ to T₃ pins are needed to be open. Two NC pins at the corner are connected. Do not float any GND pins.

Pin	Description	Type
A ₀ to A ₁₆ , A ₁₈	Address Inputs (Common)	Input
A ₁₉ to A ₂₁	Address Inputs (Flash, Smartcombo RAM)	Input
F-A ₁₇	Address Inputs (Flash)	Input
S-A ₁₇	Address Input (SRAM, Smartcombo RAM)	Input
F ₁ - CE	Chip Enable Input (Flash - F ₁ Selected)	Input
F_2 - \overline{CE}	Chip Enable Input (Flash - F ₂ Selected)	Input
$SC-\overline{CE}_1$	Chip Enable Input (Smartcombo RAM)	Input
S- CE ₁	Chip Enable Input (SRAM)	Input
CE ₂	Chip Enable Input (SRAM), Sleep State Input (Smartcombo RAM)	Input
F-WE	Write Enable Input (Flash)	Input
S-WE	Write Enable Input (SRAM, Smartcombo RAM)	Input
F-OE	Output Enable Input (Flash)	Input
S-OE	Output Enable Input (SRAM, Smartcombo RAM)	Input
$\overline{ ext{LB}}$	SRAM, Smartcombo RAM Byte Enable Input (DQ ₀ to DQ ₇)	Input
UB	SRAM, Smartcombo RAM Byte Enable Input (DQ ₈ to DQ ₁₅)	Input
RST	$ \begin{array}{c} \text{Reset Power Down Input (Flash)} \\ \text{Block erase and Write : V}_{\text{IH}} \\ \text{Read : V}_{\text{IH}} \\ \text{Reset Power Down : V}_{\text{IL}} \end{array} $	Input
$\overline{ m WP}$	Write Protect Input (Flash) When \overline{WP} is V_{IL} , locked-down blocks cannot be unlocked. Erase or program operation can be executed to the blocks which are not locked and locked-down. When \overline{WP} is V_{IH} , lock-down is disabled.	Input
RY/ BY	Ready/Busy Output (Flash) During an Erase or Write operation : V _{OL} Block Erase and Write Suspend : High-Z (High impedance)	Open Drain Output
DQ ₀ to DQ ₁₅	Data Inputs and Outputs (Common)	Input / Output
F/SC-V _{CC}	Power Supply (Flash, Smartcombo RAM)	Power
S-V _{CC}	Power Supply (SRAM)	Power
V_{PP}	$\begin{aligned} & \text{Monitoring Power Supply Voltage (Flash)} \\ & \text{Block Erase and Write : } V_{PP} = V_{PPH} \\ & \text{All Blocks Locked : } V_{PP} < V_{PPLK} \end{aligned}$	Input
GND	GND (Common)	Power
NC	Non Connection	-
T ₁ to T ₃	Test pins (Should be all open)	



SHARP

Note: Only one among F1- \overline{CE} , F2- \overline{CE} , SC- \overline{CE} 1 and S- \overline{CE} 1 can be "low". Two or more should not be "low".

4. Absolute Maximum Ratings

Symbol	Parameter	Notes	Ratings	Unit
V_{CC}	Supply Voltage	1	-0.2 to +3.6	V
V _{IN}	Input Voltage	1,2,3	-0.2 to $V_{\rm CC}$ +0.3	V
T_{A}	Operating Temperature		-25 to +85	°C
T_{STG}	Storage Temperature		-55 to +125	°C
V_{PP}	V _{PP} Voltage	1,2	-0.2 to +3.6	V

Notes:

- 1. The maximum applicable voltage on any pins with respect to GND.
- 2. -1.0V undershoot is allowed when the pulse width is less than 5 nsec.
- 3. V_{IN} should not be over V_{CC} +0.3V.

5. Recommended DC Operating Conditions

 $(T_A = -25^{\circ}C \text{ to } +85^{\circ}C)$

Symbol	Parameter	Notes	Min.	Тур.	Max.	Unit
V_{CC}	Supply Voltage	3	2.7		3.1	V
V_{PP}	V _{PP} Voltage (Write Operation)		1.65		3.1	V
v PP	V _{PP} Voltage (Read Operation)		0		3.1	V
V _{IH}	Input Voltage		Vcc -0.4 (2)		Vcc +0.2 (1)	V
V _{IL}	Input Voltage		-0.2		0.4	V

- 1. V_{CC} is the lower of F/SC- V_{CC} or S- V_{CC} .
- 2. V_{CC} is the higher of F/SC- V_{CC} or S- V_{CC} .
- 3. V_{CC} includes both F/SC- V_{CC} and S- V_{CC} .

- 6. Flash Memory 1
- 6.1 Truth Table
- 6.1.1 Bus Operation (1)

Flash	Notes	F_1 - \overline{CE}	RST	F-OE	F-WE	DQ ₀ to DQ ₁₅
Read	3,5			L	Н	(7)
Output Disable	5	L	Н	11	П	High - Z
Write	2,3,4,5			Н	L	$\mathrm{D_{IN}}$
Standby	5	Н	Н	X	X	High 7
Reset Power Down	5,6	X	L	A	Λ	High - Z

- 1. $L = V_{IL}$, $H = V_{IH}$, X = H or L, High-Z = High impedance. Refer to the DC Characteristics.
- 2. Command writes involving block erase, full chip erase, (page buffer) program are reliably executed when $V_{PP} = V_{PPH}$ and $V_{CC} = 2.7 V$ to 3.1 V.
 - Block erase, full chip erase, (page buffer) program with $V_{PP} \le V_{PPH}$ (Min.) produce spurious results and should not be attempted.
- 3. Never hold $F-\overline{OE}$ low and $F-\overline{WE}$ low at the same timing.
- 4. Refer to Section 6.2 Command Definitions for Flash Memory valid $D_{\rm IN}$ during a write operation.
- 5. \overline{WP} set to V_{IL} or V_{IH} .
- 6. Electricity consumption of Flash Memory is lowest when $\overline{RST} = GND \pm 0.2V$.
- 7. Flash Read Mode

Mode	Address	DQ ₀ to DQ ₁₅		
Read Array	X	D_{OUT}		
Read Identifier Codes	See 6.2.2	See 6.2.2		
Read Query	Refer to the Appendix	Refer to the Appendix		

$6.1.2\,$ Simultaneous Operation Modes Allowed with Four Planes $^{(1,2)}$

	THEN THE MODES ALLOWED IN THE OTHER PARTITION IS:									
IF ONE PARTITION IS:	Read Array	Read ID	Read Status	Read Query	Word Program	Page Buffer Program	Block Erase	Full Chip Erase	Program Suspend	Block Erase Suspend
Read Array	X	X	X	X	X	X	X		X	X
Read ID	X	X	X	X	X	X	X		X	X
Read Status	X	X	X	X	X	X	X	X	X	X
Read Query	X	X	X	X	X	X	X		X	X
Word Program	X	X	X	X						X
Page Buffer Program	X	X	X	X						X
Block Erase	X	X	X	X						
Full Chip Erase			X							
Program Suspend	X	X	X	X						X
Block Erase Suspend	X	X	X	X	X	X			X	

- 1. "X" denotes the operation available.
- Configurative Partition Dual Work Restrictions:
 Status register reflects partition state, not WSM (Write State Machine) state this allows a status register for each partition.
 Only one partition can be erased or programmed at a time no command queuing.
 Commands must be written to an address within the block targeted by that command.

6.2 Command Definitions for Flash Memory (11)

6.2.1 Command Definitions

	Bus		First Bus Cycle			Second Bus Cycle			
Command	Cycles Req'd	Notes	Oper (1)	Address (2)	Data	Oper (1)	Address (2)	Data (3)	
Read Array	1		Write	PA	FFH				
Read Identifier Codes	≥ 2	4	Write	PA	90H	Read	IA	ID	
Read Query	≥ 2	4	Write	PA	98H	Read	QA	QD	
Read Status Register	2		Write	PA	70H	Read	PA	SRD	
Clear Status Register	1		Write	PA	50H				
Block Erase	2	5	Write	BA	20H	Write	BA	D0H	
Full Chip Erase	2	5, 9	Write	X	30H	Write	X	D0H	
Program	2	5, 6	Write	WA	40H or 10H	Write	WA	WD	
Page Buffer Program	≥ 4	5, 7	Write	WA	E8H	Write	WA	N-1	
Block Erase and (Page Buffer) Program Suspend	1	8, 9	Write	PA	ВОН				
Block Erase and (Page Buffer) Program Resume	1	8, 9	Write	PA	D0H				
Set Block Lock Bit	2		Write	BA	60H	Write	BA	01H	
Clear Block Lock Bit	2	10	Write	BA	60H	Write	BA	D0H	
Set Block Lock-down Bit	2		Write	BA	60H	Write	BA	2FH	
Set Partition Configuration Register	2		Write	PCRC	60H	Write	PCRC	04H	

- 1. Bus operations are defined in 6.1.1 Bus Operation.
- 2. All addresses which are written at the first bus cycle should be the same as the addresses which are written at the second bus cycle.
 - X=Any valid address within the device.
 - PA=Address within the selected partition.
 - IA=Identifier codes address (See 6.2.2 Identifier Codes for Read Operation).
 - QA=Query codes address. Refer to the LH28F320BF, LH28F640BF, LH28F128BF series Appendix for details.
 - BA=Address within the block being erased, set/cleared block lock bit or set block lock-down bit.
 - WA=Address of memory location for the Program command or the first address for the Page Buffer Program command.
 - PCRC=Partition configuration register code presented on the address A₀-A₁₅.
- 3. ID=Data read from identifier codes (See 6.2.2 Identifier Codes for Read Operation).
 - QD=Data read from query database. Refer to the LH28F320BF, LH28F640BF, LH28F128BF series Appendix for details.
 - SRD=Data read from status register. See 6.3 Register Definition for a description of the status register bits.
 - WD=Data to be programmed at location WA. Data is latched on the rising edge of $F-\overline{WE}$ or $F_1-\overline{CE}$ (whichever goes high first) during command write cycles.
 - N-1=N is the number of the words to be loaded into a page buffer.
- 4. Following the Read Identifier Codes command, read operations access manufacturer code, device code, block lock configuration code, partition configuration register code (See 6.2.2 Identifier Codes for Read Operation).
 - The Read Query command is available for reading CFI (Common Flash Interface) information.
- 5. Block erase, full chip erase or (page buffer) program cannot be executed when the selected block is locked. Unlocked block can be erased or programmed when RST is V_{IH}.
- 6. Either 40H or 10H are recognized by the CUI (Command User Interface) as the program setup.
- 7. Following the third bus cycle, input the program sequential address and write data of "N" times. Finally, input the any valid address within the target block to be programmed and the confirm command (D0H). Refer to the LH28F320BF, LH28F640BF, LH28F128BF series Appendix for details.



8.	If the program operation in one partition is suspended and the erase operation in other partition is also suspended, the suspended program operation should be resumed first, and then the suspended erase operation should be resumed next.
9.	Full chip erase operation can not be suspended.
10.	Following the Clear Block Lock Bit command, block which is not locked-down is unlocked when \overline{WP} is V_{IL} . When \overline{WP} is V_{IH} , lock-down bit is disabled and the selected block is unlocked regardless of lock-down configuration.
11.	Commands other than those shown above are reserved by SHARP for future device implementations and should not be used.

6.2.2 Identifier Codes for Read Operation

	Code	Address [A ₁₅ -A ₀]	Data [DQ ₁₅ -DQ ₀]	Notes
Manufacturer Code	Manufacturer Code	0000Н	00B0H	4
Device Code	0001H	00B0H	1, 4	
	Block is Unlocked		$DQ_0 = 0$	2
Diagle Loals Configuration Code	Block is Locked	Block Address	$DQ_0 = 1$	2
Block Lock Configuration Code	Block is not Locked-Down	+ 2	$DQ_1 = 0$	2
	Block is Locked-Down		$DQ_1 = 1$	2
Device Configuration Code	Partition Configuration Register	0006Н	PCRC	3, 4

Notes:

- 1. Top parameter device has its parameter blocks in the plane 3 (The highest address).
- 2. Block Address = The beginning location of a block address within the partition to which the Read Identifier Codes command (90H) has been written.
 - DQ₁₅-DQ₂ is reserved for future implementation.
- 3. PCRC = Partition Configuration Register Code.
- 4. The address A₂₁-A₁₆ are shown in below table for reading the manufacturer, device, device configuration code. The address to read the identifier codes is dependent on the partition which is selected when writing the Read Identifier Codes command (90H).

See Section 6.3 Partition Configuration Register Definition (P.17) for the partition configuration register.

Identifier Codes for Read Operation on Partition Configuration (64M (x16)-bit device)

Parti	tion Configuration Reg	gister	Address (64M (x16)-bit device)
PCR.10	PCR.9	PCR.8	[A ₂₁ -A ₁₆]
0	0	0	00H
0	0	1	00H or 10H
0	1	0	00H or 20H
1	0	0	00H or 30H
0	1	1	00H or 10H or 20H
1	1	0	00H or 20H or 30H
1	0	1	00H or 10H or 30H
1	1	1	00H or 10H or 20H or 30H

6.2.3 Functions of Block Lock and Block Lock-Down

		(2)			
State	WP	DQ ₁ ⁽¹⁾	$DQ_0^{(1)}$	State Name	Erase/Program Allowed (2)
[000]	0	0	0	Unlocked	Yes
[001] ⁽³⁾	0	0	1	Locked	No
[011]	0	1	1	Locked-down	No
[100]	1	0	0	Unlocked	Yes
$[101]^{(3)}$	1	0	1	Locked	No
[110] ⁽⁴⁾	1	1	0	Lock-down Disable	Yes
[111]	1	1	1	Lock-down Disable	No

Notes:

- 1. $DQ_0 = 1$: a block is locked; $DQ_0 = 0$: a block is unlocked. $DQ_1 = 1$: a block is locked-down; $DQ_1 = 0$: a block is not locked-down.
- 2. Erase and program are general terms, respectively, to express: block erase, full chip erase and (page buffer) program operations.
- 3. At power-up or device reset, all blocks default to locked state and are not locked-down, that is, [001] ($\overline{WP} = 0$) or [101] ($\overline{WP} = 1$), regardless of the states before power-off or reset operation.
- 4. When $\overline{\text{WP}}$ is driven to V_{IL} in [110] state, the state changes to [011] and the blocks are automatically locked.

6.2.4 Block Locking State Transitions upon Command Write (4)

	Curren	t State		Result after Lock Command Written (Next State)				
State	WP	DQ ₁	DQ_0	Set Lock (1)	Clear Lock (1)	Set Lock-down (1)		
[000]	0	0	0	[001]	No Change	[011] (2)		
[001]	0	0	1	No Change (3)	[000]	[011]		
[011]	0	1	1	No Change	No Change	No Change		
[100]	1	0	0	[101]	No Change	[111] (2)		
[101]	1	0	1	No Change	[100]	[111]		
[110]	1	1	0	[111]	No Change	[111] ⁽²⁾		
[111]	1	1	1	No Change	[110]	No Change		

- 1. "Set Lock" means Set Block Lock Bit command, "Clear Lock" means Clear Block Lock Bit command and "Set Lock-down" means Set Block Lock-Down Bit command.
- 2. When the Set Block Lock-Down Bit command is written to the unlocked block ($DQ_0 = 0$), the corresponding block is locked-down and automatically locked at the same time.
- 3. "No Change" means that the state remains unchanged after the command written.
- 4. In this state transitions table, assumes that \overline{WP} is not changed and fixed V_{IL} or $V_{IH}.$

6.2.5 Block Locking State Transitions upon \overline{WP} Transition $^{(4)}$

Durani ana Stata		Currer	nt State		Result after WP Transition (Next State)		
Previous State	State	$\overline{\mathrm{WP}}$	DQ_1	DQ_0	$\overline{WP} = 0 \rightarrow 1^{(1)}$	$\overline{\text{WP}} = 1 \rightarrow 0^{(1)}$	
-	[000]	0	0	0	[100]	-	
-	[001]	0	0	1	[101]	-	
[110] ⁽²⁾	[011]	0	1	1	[110]	-	
Other than [110] (2)	[011]	U			[111]	-	
-	[100]	1	0	0	-	[000]	
-	[101]	1	0	1	-	[001]	
-	[110]	1	1	0	-	[011] (3)	
-	[111]	1	1	1	-	[011]	

- 1. " $\overline{WP} = 0 \rightarrow 1$ " means that \overline{WP} is driven to V_{IH} and " $\overline{WP} = 1 \rightarrow 0$ " means that \overline{WP} is driven to V_{IL} .
- 2. State transition from the current state [011] to the next state depends on the previous state.
- 3. When \overline{WP} is driven to V_{IL} in [110] state, the state changes to [011] and the blocks are automatically locked.
- 4. In this state transitions table, assumes that lock configuration commands are not written in previous, current and next state.

6.3 Register Definition

Status Register Definition

R	R	R	R	R	R	R	R
15	14	13	12	11	10	9	8
WSMS	BESS	BEFCES	PBPS	VPPS	PBPSS	DPS	R
7	6	5	4	3	2	1	0

SR.15 - SR.8 = RESERVED FOR FUTURE ENHANCEMENTS (R)

SR.7 = WRITE STATE MACHINE STATUS (WSMS)

1 = Ready

0 = Busy

SR.6 = BLOCK ERASE SUSPEND STATUS (BESS)

1 = Block Erase Suspended

0 = Block Erase in Progress/Completed

SR.5 = BLOCK ERASE AND FULL CHIP ERASE STATUS (BEFCES)

1 = Error in Block Erase or Full Chip Erase

0 = Successful Block Erase or Full Chip Erase

SR.4 = (PAGE BUFFER) PROGRAM STATUS (PBPS)

1 = Error in (Page Buffer) Program

0 = Successful (Page Buffer) Program

 $SR.3 = V_{PP} STATUS (VPPS)$

 $1 = V_{PP}$ LOW Detect, Operation Abort

 $0 = V_{pp} OK$

SR.2 = (PAGE BUFFER) PROGRAM SUSPEND STATUS (PBPSS)

1 = (Page Buffer) Program Suspended

0 = (Page Buffer) Program in Progress/Completed

SR.1 = DEVICE PROTECT STATUS (DPS)

1 = Erase or Program Attempted on a Locked Block, Operation Abort

0 = Unlocked

SR.0 = RESERVED FOR FUTURE ENHANCEMENTS (R)

Notes:

Status Register indicates the status of the partition, not WSM (Write State Machine). Even if the SR.7 is "1", the WSM may be occupied by the other partition when the device is set to 2, 3 or 4 partitions configuration.

Check SR.7 or RY/\overline{BY} to determine block erase, full chip erase, (page buffer) program completion. SR.6 - SR.1 are invalid while SR.7="0".

If both SR.5 and SR.4 are "1"s after a block erase, full chip erase, (page buffer) program, set/clear block lock bit, set block lock-down bit or set partition configuration register attempt, an improper command sequence was entered.

SR.3 does not provide a continuous indication of V_{PP} level. The WSM interrogates and indicates the V_{PP} level only after Block Erase, Full Chip Erase, (Page Buffer) Program command sequences. SR.3 is not guaranteed to report accurate feedback when $V_{PP} \neq V_{PPH}$ or V_{PPLK} .

SR.1 does not provide a continuous indication of block lock bit. The WSM interrogates the block lock bit only after Block Erase, Full Chip Erase, (Page Buffer) Program command sequences. It informs the system, depending on the attempted operation, if the block lock bit is set. Reading the block lock configuration codes after writing the Read Identifier Codes command indicates block lock bit status.

SR.15 - SR.8 and SR.0 are reserved for future use and should be masked out when polling the status register.

	Extended Status Register Definition									
R	R	R	R	R	R	R	R			
15	14	13	12	11	10	9	8			
SMS	R	R	R	R	R	R	R			
7	6	5	4	3	2	1	0			

XSR.15-8 = RESERVED FOR FUTURE ENHANCEMENTS (R)

XSR.7 = STATE MACHINE STATUS (SMS)

1 = Page Buffer Program available

0 = Page Buffer Program not available

XSR.6-0 = RESERVED FOR FUTURE ENHANCEMENTS (R)

Notes:

After issue a Page Buffer Program command (E8H), XSR.7="1" indicates that the entered command is accepted. If XSR.7 is "0", the command is not accepted and a next Page Buffer Program command (E8H) should be issued again to check if page buffer is available or not.

XSR.15-8 and XSR.6-0 are reserved for future use and should be masked out when polling the extended status register.

		Partit	ion Configuration	on Register Defi	nition		
R	R	R	R	R	PC2	PC1	PC0
15	14	13	12	11	10	9	8
R	R	R	R	R	R	R	R
7	6	5	4	3	2	1	0
PCR.10-8 = PA 000 = No par 001 = Plane1 (defau 010 = Plane respec 100 = Plane	0-2 are merged i	TS (R) FIGURATION (Work is not allowate one partition rameter device) 3 are merged in	wed. to one partition	111 = There are four partitions in this configuration. Each plane corresponds to each partition respectively. Dual work operation is available between any two partitions. PCR.7-0 = RESERVED FOR FUTURE ENHANCEMENTS (R)			
011 = Plane three p ation i 110 = Plane three p ation i 101 = Plane three p	It in a top param 2-3 are merged partitions in this is available betwee 0-1 are merged partitions in this is available betwee 1-2 are merged partitions in this is available betwee 1-2 are merged partitions in this is available betwee 1-2 are merged partitions in this is available between 1-2 are merged partitions in this is available betwe	l into one parti configuration. I een any two parti l into one parti configuration. I een any two parti l into one parti configuration. I	Oual work oper- titions. tion. There are Oual work oper- titions. tion. There are Oual work oper-	"001" in a bot parameter devided See the table be PCR.15-11 and	ottom paramete ce. clow for more de PCR.7-0 are re	er device and cetails.	'100" in a top

Partition Configuration

PC2 PC1 PC0	PARTITIONING FOR DUAL WORK	PC2 PC1 PC0	PARTITIONING FOR DUAL WORK
0 0 0	PLANE3 PLANE1 PLANE1 PLANE0	0 1 1	PARTITION2 PARTITION PARTI
0 0 1	0/OITITAAA I/OITITAAA BEANE3 B	1 1 0	PARTITION2 PARTITION1 PARTITION0 Comparing the partition of the partiti
0 1 0	DRANE3 BLANE3 PLANE3 BLANE3 BLANES BLANE3 BLANE3 BLANE3 BLANE3 BLANE3 BLANE3 BLANE3 BLANES	1 0 1	PARTITION2 PARTITION1 PARTITION0 BLANE BLA
1 0 0	DITITION ONOITITION ONOITITION ON OITITION OF OITITION OI	1 1 1	PARTITION3 PARTITION2 PARTITION1 PARTITION0 EBURY BITTON PARTITION PARTITIO



6.4 Memory Map for Flash Memory

BLOCK NUMBER ADDRESS RANGE

	DLO	CK NOWIDER	ADDICESS ICA
	134	4K-WORD	3FF000H - 3FFFFFH
	133	4K-WORD	3FE000H - 3FEFFFH
	132	4K-WORD	3FD000H - 3FDFFFH
	131	4K-WORD	3FC000H - 3FCFFFH
	130	4K-WORD	3FB000H - 3FBFFFH
	129	4K-WORD	3FA000H - 3FAFFFH
	128	4K-WORD	3F9000H - 3F9FFFH
	127	4K-WORD	3F8000H - 3F8FFFH
	126	32K-WORD	3F0000H - 3F7FFFH
	125	32K-WORD	3E8000H - 3EFFFFH
ET .	124	32K-WORD	3E0000H - 3E7FFFH
ラ	123	32K-WORD	3D8000H - 3DFFFFH
Ι₹.	122	32K-WORD	3D0000H - 3D7FFFH
انيا	121	32K-WORD	3C8000H - 3CFFFFH
PLANE3 (PARAMETER PLANE	120	32K-WORD	3C0000H - 3C7FFFH
I∺.	119	32K-WORD	3B8000H - 3BFFFFH
IË.	118	32K-WORD	3B0000H - 3B7FFFH
闰	117	32K-WORD	3A8000H - 3AFFFFH
∑	116	32K-WORD	3A0000H - 3A7FFFH
≤	115	32K-WORD	398000H - 39FFFFH
اڅا	114	32K-WORD	390000H - 397FFFH
ΙΔ.	113	32K-WORD	388000H - 38FFFFH
	112	32K-WORD	380000H - 387FFFH
18	111	32K-WORD	378000H - 37FFFFH
ΙZ	110	32K-WORD	370000H - 377FFFH
<	109	32K-WORD	368000H - 36FFFFH
١Ä	108	32K-WORD	360000H - 367FFFH
Ι"	107	32K-WORD	358000H - 35FFFFH
	106	32K-WORD	350000H - 357FFFH
	105	32K-WORD	348000H - 34FFFFH
	104	32K-WORD	340000H - 347FFFH
	103	32K-WORD	338000H - 33FFFFH
	102	32K-WORD	330000H - 337FFFH
	101	32K-WORD	328000H - 32FFFFH
	100	32K-WORD	320000H - 327FFFH
l	99	32K-WORD	318000H - 31FFFFH
	98	32K-WORD	310000H - 317FFFH
	97	32K-WORD	308000H - 30FFFFH
	96	32K-WORD	_300000H - 307FFFH

			_
	95	32K-WORD	2F8000H - 2FFFFFH
	94	32K-WORD	2F0000H - 2F7FFFH
	93	32K-WORD	2E8000H - 2EFFFFH
	92	32K-WORD	2E0000H - 2E7FFFH
	91	32K-WORD	2D8000H - 2DFFFFH
	90	32K-WORD	2D0000H - 2D7FFFH
	89	32K-WORD	2C8000H - 2CFFFFH
	88	32K-WORD	2C0000H - 2C7FFFH
_	87	32K-WORD	2B8000H - 2BFFFFH
回	86	32K-WORD	2B0000H - 2B7FFFH
Z	85	32K-WORD	2A8000H - 2AFFFFH
<	84	32K-WORD	2A0000H - 2A7FFFH
Ы	83	32K-WORD	298000H - 29FFFFH
(UNIFORM PLANE	82	32K-WORD	290000H - 297FFFH
⋦	81	32K-WORD	288000H - 28FFFFH
löl	80	32K-WORD	280000H - 287FFFH
ĮĔ,	79	32K-WORD	278000H - 27FFFFH
15.	78	32K-WORD	270000H - 277FFFH
15 .	77	32K-WORD	268000H - 26FFFFH
$\frac{1}{2}$	76	32K-WORD	260000H - 267FFFH
田田	75	32K-WORD	258000H - 25FFFFH
z	74	32K-WORD	250000H - 257FFFH
PLANE2	73	32K-WORD	248000H - 24FFFFH
Ы	72	32K-WORD	240000H - 247FFFH
_	71	32K-WORD	238000H - 23FFFFH
	70	32K-WORD	230000H - 237FFFH
	69	32K-WORD	228000H - 22FFFFH
	68	32K-WORD	220000H - 227FFFH
	67	32K-WORD	218000H - 21FFFFH
	66	32K-WORD	210000H - 217FFFH
	65	32K-WORD	208000H - 20FFFFH
	64	32K-WORD	200000H - 207FFFH

Top Parameter

BLOCK NUMBER ADDRESS RANGE

			-
	63	32K-WORD	1F8000H - 1FFFFFH
	62	32K-WORD	1F0000H - 1F7FFFH
	61	32K-WORD	1E8000H - 1EFFFFH
	60	32K-WORD	1E0000H - 1E7FFFH
	59	32K-WORD	1D8000H - 1DFFFFH
	58	32K-WORD	1D0000H - 1D7FFFH
	57	32K-WORD	1C8000H - 1CFFFFH
	56	32K-WORD	1C0000H - 1C7FFFH
	55	32K-WORD	1B8000H - 1BFFFFH
旧	54	32K-WORD	1B0000H - 1B7FFFH
PLANE1 (UNIFORM PLANE)	53	32K-WORD	1A8000H - 1AFFFFH
Ľ	52	32K-WORD]1A0000H - 1A7FFFH
	51	32K-WORD	198000H - 19FFFFH
lΣ	50	32K-WORD	190000H - 197FFFH
⊠	49	32K-WORD	188000H - 18FFFFH
0	48	32K-WORD	180000H - 187FFFH
lΉ	47	32K-WORD	178000H - 17FFFFH
Z	46	32K-WORD	170000H - 177FFFH
12.	45	32K-WORD	168000H - 16FFFFH
1	44	32K-WORD	160000H - 167FFFH
田田	43	32K-WORD	158000H - 15FFFFH
13	42	32K-WORD	150000H - 157FFFH
	41	32K-WORD	148000H - 14FFFFH
\mathbf{F}	40	32K-WORD	140000H - 147FFFH
	39	32K-WORD	138000H - 13FFFFH
	38	32K-WORD	130000H - 137FFFH
	37	32K-WORD	128000H - 12FFFFH
	36	32K-WORD	120000H - 127FFFH
1	35	32K-WORD	118000H - 11FFFFH
1	34	32K-WORD	110000H - 117FFFH
	33	32K-WORD	108000H - 10FFFFH
	32	32K-WORD	100000H - 107FFFH

	31	32K-WORD	0F8000H - 0FFFFFH
	30	32K-WORD	0F0000H - 0F7FFFH
	29	32K-WORD	0E8000H - 0EFFFFH
	28	32K-WORD	0E0000H - 0E7FFFH
	27	32K-WORD	0D8000H - 0DFFFFH
	26	32K-WORD	0D0000H - 0D7FFFH
	25	32K-WORD	OC8000H - 0CFFFFH
	24	32K-WORD	0C0000H - 0C7FFFH
_	23	32K-WORD	0B8000H - 0BFFFFH
Ξ	22	32K-WORD	0B0000H - 0B7FFFH
Z	21	32K-WORD	0A8000H - 0AFFFFH
Į,	20	32K-WORD	0A0000H - 0A7FFFH
Ы	19	32K-WORD	098000H - 09FFFFH
PLANEO (UNIFORM PLANE	18	32K-WORD	090000H - 097FFFH
ו≲ו	17	32K-WORD	088000H - 08FFFFH
10	16	32K-WORD	080000H - 087FFFH
E I	15	32K-WORD	078000H - 07FFFFH
ヒラー	14	32K-WORD	070000H - 077FFFH
15.	13	32K-WORD	068000H - 06FFFFH
) (12	32K-WORD	060000H - 067FFFH
E	11	32K-WORD	058000H - 05FFFFH
$ \mathbf{z} $	10	32K-WORD	050000H - 057FFFH
X.	9	32K-WORD	048000H - 04FFFFH
7	8	32K-WORD	040000H - 047FFFH
	7	32K-WORD	038000H - 03FFFFH
	6	32K-WORD	030000H - 037FFFH
	5	32K-WORD	028000H - 02FFFFH
	4	32K-WORD	020000H - 027FFFH
	3	32K-WORD	018000H - 01FFFFH
	2	32K-WORD	010000H - 017FFFH
	1	32K-WORD	008000H - 00FFFFH
	0	32K-WORD	000000H - 007FFFH

6.5 DC Electrical Characteristics for Flash Memory

DC Electrical Characteristics

 $(T_A = -25^{\circ}C \text{ to } +85^{\circ}C, V_{CC} = 2.7V \text{ to } 3.1V)$

Symbol	Parameter		Notes	Min.	Тур.	Max.	Unit	Test Conditions
C _{IN}	Input Capacitance	:	5			7	pF	$V_{IN} = 0V$, $f = 1MHz$, $T_A = 25$ °C
C _{IO}	I/O Capacitance		5			10	pF	$V_{I/O} = 0V, f = 1MHz, T_A = 25$ °C
I _{LI}	Input Leakage Cu	rrent				±1	μΑ	$V_{IN} = V_{CC}$ or GND
I_{LO}	Output Leakage C	Current				±1	μΑ	$V_{OUT} = V_{CC}$ or GND
I _{CCS}	V _{CC} Standby Curr	rent	1, 8		4	20	μΑ	$V_{CC} = V_{CC} \text{ Max.,}$ $F_1\text{-}CE = \overline{RST} = V_{CC} \pm 0.2V,$ $\overline{WP} = V_{CC} \text{ or GND}$
I _{CCAS}	V _{CC} Automatic Po	V _{CC} Automatic Power Savings Current			4	20	μΑ	$V_{CC} = V_{CC}$ Max., F_1 - $\overline{CE} = GND \pm 0.2V$, $\overline{WP} = V_{CC}$ or GND
I _{CCD}	V _{CC} Reset Power-Down Current		1		4	20	μА	$\overline{RST} = GND \pm 0.2V$ $I_{OUT} (RY/\overline{BY}) = 0mA$
ı	Average V _{CC} Read Current Normal Mode		1, 7		15	25	mA	$V_{CC} = V_{CC} Max.,$ $F_1 - \overline{CE} = V_{IL}, F - \overline{OE} = V_{IH}, f = 5MHz$
I _{CCR}	Average V _{CC} Read Current Page Mode	8 Word Read	1, 7		5	10	mA	$I_{OUT} = 0$ mA
I_{CCW}	V _{CC} (Page Buffer)	Program Current	1, 5, 7		20	60	mA	$V_{PP} = V_{PPH}$
I _{CCE}	V _{CC} Block Erase, F	Full Chip Erase Current	1, 5, 7		10	30	mA	$V_{PP} = V_{PPH}$
I _{CCWS} I _{CCES}	V _{CC} (Page Buffer Block Erase Suspe		1, 2, 7		10	200	μΑ	F_1 - $\overline{CE} = V_{IH}$
I _{PPS} I _{PPR}	V _{PP} Standby or Read Current		1, 6, 7		2	5	μΑ	$V_{PP} \le V_{CC}$
I_{PPW}	V _{PP} (Page Buffer)	Program Current	1,5,6,7		2	5	μΑ	$V_{PP} = V_{PPH}$
I _{PPE}	V _{PP} Block Erase, Full Chip Erase Current		1,5,6,7		2	5	μΑ	$V_{PP} = V_{PPH}$
I _{PPWS}	V _{PP} (Page Buffer) Suspend Current	1, 6, 7		2	5	μΑ	$V_{PP} = V_{PPH}$	
I _{PPES}	V _{PP} Block Erase S	Suspend Current	1, 6, 7		2	5	μΑ	$V_{PP} = V_{PPH}$

DC Electrical Characteristics (Continue)

 $(T_A = -25$ °C to +85°C, $V_{CC} = 2.7$ V to 3.1V)

Symbol	Parameter	Notes	Min.	Тур.	Max.	Unit	Test Conditions
V_{IL}	Input Low Voltage	5	-0.2		0.4	V	
V_{IH}	Input High Voltage	5	VCC -0.4		VCC +0.2	V	
V _{OL}	Output Low Voltage	5, 8			0.2Vcc	V	$I_{OL} = 0.5 \text{mA}$
V_{OH}	Output High Voltage	5	0.8Vcc			V	$I_{OH} = -0.5 \text{mA}$
V _{PPLK}	V _{PP} Lockout during Normal Operations	3,5,6			0.4	V	
	V _{PP} during Block Erase, Full Chip Erase, (Page Buffer) Program Operations	6	1.65	3	3.1	V	
V _{LKO}	V _{CC} Lockout Voltage		1.5			V	

- 1. All currents are in RMS unless otherwise noted. Typical values are the reference values at $V_{CC} = 3.0V$ and $T_A = +25$ °C unless V_{CC} is specified.
- 2. I_{CCWS} and I_{CCES} are specified with the device de-selected. If read or (page buffer) program is executed while in block erase suspend mode, the device's current draw is the sum of I_{CCES} and I_{CCR} or I_{CCWS} . If read is executed while in (page buffer) program suspend mode, the device's current draw is the sum of I_{CCWS} and I_{CCR} .
- 3. Block erase, full chip erase, (page buffer) program are inhibited when $V_{PP} \le V_{PPLK}$, and not guaranteed outside the specified voltage.
- 4. The Automatic Power Savings (APS) feature automatically places the device in power save mode after read cycle completion. Standard address access timings (t_{AVOV}) provide new data when addresses are changed.
- 5. Sampled, not 100% tested.
- 6. V_{PP} is not used for power supply pin. With $V_{PP} \le V_{PPLK}$, block erase, full chip erase, (page buffer) program cannot be executed and should not be attempted.
- 7. The operating current in dual work is the sum of the operating current (read, erase, program) in each plane.
- 8. Includes RY/BY

6.6 AC Electrical Characteristics for Flash Memory

6.6.1 AC Test Conditions

Input Pulse Level	0 V to 2.7 V
Input Rise and Fall Time	5 ns
Input and Output Timing Ref. level	1.35 V
Output Load	1TTL +C _L (50pF)

6.6.2 Read Cycle

 $(T_A = -25$ °C to +85°C, $V_{CC} = 2.7$ V to 3.1V)

Symbol	Parameter	Notes	Min.	Max.	Unit
t _{AVAV}	Read Cycle Time		65		ns
t _{AVQV}	Address to Output Delay			65	ns
t _{ELQV}	F_1 - \overline{CE} to Output Delay	2		65	ns
t _{APA}	Page Address Access Time			25	ns
t _{GLQV}	F-OE to Output Delay	2		20	ns
t _{PHQV}	RST High to Output Delay			150	ns
t _{EHQZ} , t _{GHQZ}	F_1 - \overline{CE} or F - \overline{OE} to Output in High-Z, Whichever Occurs First	1		20	ns
t _{ELQX}	F_1 - \overline{CE} to Output in Low-Z	1	0		ns
t _{GLQX}	F-OE to Output in Low-Z	1	0		ns
t _{OH}	Output Hold from First Occurring Address, F_1 - $\overline{\text{CE}}$ or F - $\overline{\text{OE}}$ Change	1	0		ns

- 1. Sampled, not 100% tested.
- 2. $F-\overline{OE}$ may be delayed up to $t_{ELQV}-t_{GLQV}$ after the falling edge of $F_1-\overline{CE}$ without impact to t_{ELQV}

6.6.3 Write Cycle (F- $\overline{\text{WE}}$ / F₁- $\overline{\text{CE}}$ Controlled) (1,2)

 $(T_A = -25$ °C to +85°C, $V_{CC} = 2.7$ V to 3.1V)

Symbol	Parameter	Notes	Min.	Max.	Unit
t_{AVAV}	Write Cycle Time		65		ns
t _{PHWL} (t _{PHEL})	RST High Recovery to F-WE (F ₁ -CE) Going Low	3	150		ns
$t_{\rm ELWL} (t_{\rm WLEL})$	F_1 - \overline{CE} (F- \overline{WE}) Setup to F- \overline{WE} (F ₁ - \overline{CE}) Going Low		0		ns
$t_{WLWH} (t_{ELEH})$	$F-\overline{WE}$ (F ₁ - \overline{CE}) Pulse Width	4	50		ns
$t_{DVWH} (t_{DVEH})$	Data Setup to F- $\overline{\text{WE}}$ (F ₁ - $\overline{\text{CE}}$) Going High	8	40		ns
$t_{AVWH} (t_{AVEH})$	Address Setup to F- $\overline{\text{WE}}$ (F ₁ - $\overline{\text{CE}}$) Going High	8	50		ns
$t_{WHEH} (t_{EHWH})$	F_1 - \overline{CE} (F- \overline{WE}) Hold from F- \overline{WE} (F ₁ - \overline{CE}) High		0		ns
$t_{WHDX} (t_{EHDX})$	(t_{EHDX}) Data Hold from F- \overline{WE} (F ₁ - \overline{CE}) High		0		ns
$t_{WHAX} (t_{EHAX})$	Address Hold from F- $\overline{\text{WE}}$ (F ₁ - $\overline{\text{CE}}$) High		0		ns
$t_{WHWL} (t_{EHEL})$	$F-\overline{WE}$ ($F_1-\overline{CE}$) Pulse Width High	5	15		ns
$t_{SHWH} (t_{SHEH})$	$\overline{\text{WP}}$ High Setup to F- $\overline{\text{WE}}$ (F ₁ - $\overline{\text{CE}}$) Going High	3	0		ns
$t_{VVWH} (t_{VVEH})$	H) V _{PP} Setup to F-WE (F ₁ -CE) Going High		200		ns
$t_{WHGL} (t_{EHGL})$	Write Recovery before Read		30		ns
$t_{\rm QVSL}$	WP High Hold from Valid SRD, RY/BY High-Z	3, 6	0		ns
t_{QVVL}	V _{PP} Hold from Valid SRD, RY/ BY High-Z	3, 6	0		ns
$t_{\mathrm{WHR0}} \left(t_{\mathrm{EHR0}} \right)$	$F-\overline{WE}$ (F ₁ - \overline{CE}) High to SR.7 Going "0"	3, 7		t _{AVQV} +50	ns
$t_{WHRL} (t_{EHRL})$	$F-\overline{WE}$ (F ₁ - \overline{CE}) High to RY/ \overline{BY} Going Low	3		100	ns

- 1. The timing characteristics for reading the status register during block erase, full chip erase, (page buffer) program operations are the same as during read-only operations. See the AC Characteristics for read cycle.
- 2. A write operation can be initiated and terminated with either F_1 - \overline{CE} or F- \overline{WE} .
- 3. Sampled, not 100% tested.
- 4. Write pulse width (t_{WP}) is defined from the falling edge of F_1 - \overline{CE} or F- \overline{WE} (whichever goes low last) to the rising edge of F_1 - \overline{CE} or F- \overline{WE} (whichever goes high first). Hence, t_{WP} = t_{WLWH} = t_{ELEH} = t_{WLEH} = t_{ELWH} .
- 5. Write pulse width high (t_{WPH}) is defined from the rising edge of F_1 - \overline{CE} or F- \overline{WE} (whichever goes high first) to the falling edge of F_1 - \overline{CE} or F- \overline{WE} (whichever goes low last). Hence, t_{WPH} = t_{WHWL} = t_{EHWL} = $t_{$
- 6. V_{PP} should be held at $V_{PP}=V_{PPH}$ until determination of block erase, full chip erase, (page buffer) program success (SR.1/3/4/5=0).
- 7. t_{WHR0} (t_{EHR0}) after the Read Query or Read Identifier Codes command= $t_{AVQV}+100$ ns.
- 8. See 6.2.1 Command Definitions for valid address and data for block erase, full chip erase, (page buffer) program or lock bit configuration.

 $6.6.4\,$ Block Erase, Full Chip Erase, (Page Buffer) Program Performance $^{(3)}$


 $(T_A = -25^{\circ}C \text{ to } +85^{\circ}C, V_{CC} = 2.7V \text{ to } 3.1V)$


			Page Buffer				
Symbol	Parameter	Notes	Command is Used or not Used	Min.	Тур. (1)	Max. (2)	Unit
t	4K-Word Parameter Block Program	2	Not Used		0.05	0.3	S
t_{WPB}	Time	2	Used		0.03	0.12	s
t	32K-Word Main Block Program	2	Not Used		0.38	2.4	s
$t_{ m WMB}$	Time	2	Used		0.24	1	S
t _{WHQV1} /	Word Program Time	2	Not Used		11	200	μs
t _{EHQV1}	word Frogram Time	2	Used		7	100	μs
t _{WHQV2} / t _{EHQV2}	4K-Word Parameter Block Erase Time	2	-		0.3	4	s
t _{WHQV3} / t _{EHQV3}	32K-Word Main Block Erase Time	2	-		0.6	5	s
	Full Chip Erase Time	2			80	700	S
t _{WHRH1} / t _{EHRH1}	(Page Buffer) Program Suspend Latency Time to Read	4	-		5	10	μs
t _{WHRH2} / t _{EHRH2}	Block Erase Suspend Latency Time to Read	4	-		5	20	μs
t _{ERES}	Latency Time from Block Erase Resume Command to Block Erase Suspend Command	5	-	500			μs


- 1. Typical values measured at V_{CC} =3.0V, V_{PP} =3.0V, and T_A =+25°C. Assumes corresponding lock bits are not set. Subject to change based on device characterization.
- 2. Excludes external system-level overhead.
- 3. Sampled, but not 100% tested.
- 4. A latency time is required from writing suspend command (F- \overline{WE} or F₁- \overline{CE} going high) until SR.7 going "1" or RY/ \overline{BY} going High-Z.
- 5. If the interval time from a Block Erase Resume command to a subsequent Block Erase Suspend command is shorter than $t_{\rm ERES}$ and its sequence is repeated, the block erase operation may not be finished.

6.6.5 Flash Memory AC Characteristics Timing Chart

AC Waveform for Single Asynchronous Read Operations from Status Register, Identifier Codes or Query Code







AC Waveform for Write Operations (F-WE / F1-CE Controlled) NOTE 1 NOTE 2 NOTE 3 NOTE 4 NOTE 5 $A_{21-0}(A) \begin{array}{c} V_{IH} \\ V_{IL} \end{array}$ VALID ADDRESS VALID ADDRESS $t_{\rm AVWH} \left(t_{\rm AVEH} \right)$ $t_{\rm AVAV}$ t_{WHAX} (t_{EHAX}) $F_{1}\text{-}\overline{CE}\;(E)\; {V_{IH} \atop V_{IL}}$ NOTES 5, 6 $t_{\rm ELWL} (t_{ m WLEL})$ $t_{\rm WHEH}\,(t_{\rm EHWH})$ $t_{WHGL}\left(t_{EHGL}\right)$ NOTES 5, 6 $F-\overline{OE}$ (G) V_{IL} $t_{PHWL}\left(t_{PHEL}\right)$ $t_{\mathrm{WHWL}}(t_{\mathrm{EHEL}})$ $F-\overline{WE}(W) \stackrel{\mathsf{v}_{\mathrm{IH}}}{V_{\mathrm{II}}}$ $t_{\mathrm{WHQV1,2,3}}\left(t_{\mathrm{EHQV1,2,3}}\right)$ $t_{\rm WLWH}$ (t_{ELEH}) $t_{DVWH}(t_{DVEH})$ $t_{\mathrm{WHDX}}\left(t_{\mathrm{EHDX}}\right)$ $DQ_{15\text{-}0}(D/Q) \frac{V_{IH}}{V_{IL}}$ DATA IN DATA IN $t_{\rm WHR0} \, (t_{\rm EHR0})$ High-Z $t_{\mathrm{WHRL}}\left(t_{\mathrm{EHRL}}\right)$ $RY/\overline{BY}(R)$ (SR.7) RST (P) $t_{SHWH}\left(t_{SHEH}\right)$ t_{QVSL} $\overline{\mathrm{WP}}$ (S) $t_{\rm VVWH} (t_{\rm VVEH})$ t_{QVVL} V_{PP} (V) V_{PPLK} Notes: 1. VCC power-up and standby. 2. Write each first cycle command. 3. Write each second cycle command or valid address and data. 4. Automated erase or program delay. 5. Read status register data. 6. For read operation, F-OE and F1-CE must be driven active, and F-WE de-asserted.

6.6.6 Reset Operations


(T_{Λ})	= -25°C	to +85°	C, VC	$_{\rm C} = 2.7 {\rm V}$	to 3	.1V)
(- A			-, .			,

Symbol	Parameter		Min.	Max.	Unit
	PLPH RST Low to Reset during Read (RST should be low during power-up.)		100		ns
t _{PLRH}	RST Low to Reset during Erase or Program	1, 3, 4		22	μs
t_{VPH}	$V_{CC} = 2.7V$ to \overline{RST} High	1, 3, 5	100		ns
t _{VHQV}	$V_{CC} = 2.7V$ to Output Delay	3		1	ms

Notes:

- 1. A reset time, t_{PHQV} , is required from the later of SR.7 (RY/ \overline{BY}) going "1" (High-Z) or \overline{RST} going high until outputs are valid. See the AC Characteristics read cycle for t_{PHQV} .
- 2. t_{PLPH} is <100ns the device may still reset but this is not guaranteed.
- 3. Sampled, not 100% tested.
- 4. If RST asserted while a block erase, full chip erase or (page buffer) program operation is not executing, the reset will complete within 100ns.
- 5. When the device power-up, holding \overline{RST} low minimum 100ns is required after V_{CC} has been in predefined range and also has been in stable there.

AC Waveform for Reset Operation



7. Flash Memory 2

7.1 Truth Table

7.1.1 Bus Operation (1)

Flash	Notes	F ₂ -CE	RST	F- OE	F-WE	DQ ₀ to DQ ₁₅
Read	3,5			L	Н	(7)
Output Disable	5	L	Н		11	High - Z
Write	2,3,4,5			Н	L	D_{IN}
Standby	5	Н	Н	X	X	High 7
Reset Power Down	5,6	X	L	A	Λ	High - Z

- 1. $L = V_{IL}$, $H = V_{IH}$, X = H or L, High-Z = High impedance. Refer to the DC Characteristics.
- 2. Command writes involving block erase, full chip erase, (page buffer) program are reliably executed when $V_{PP} = V_{PPH}$ and $V_{CC} = 2.7 V$ to 3.1 V.
 - Block erase, full chip erase, (page buffer) program with $V_{PP} \le V_{PPH}$ (Min.) produce spurious results and should not be attempted.
- 3. Never hold $F-\overline{OE}$ low and $F-\overline{WE}$ low at the same timing.
- 4. Refer to Section 7.2 Command Definitions for Flash Memory valid $D_{\rm IN}$ during a write operation.
- 5. $\overline{\text{WP}}$ set to V_{IL} or V_{IH} .
- 6. Electricity consumption of Flash Memory is lowest when $\overline{RST} = GND \pm 0.2V$.
- 7. Flash Read Mode

Mode	Address	DQ ₀ to DQ ₁₅		
Read Array	X	D_{OUT}		
Read Identifier Codes	See 7.2.2	See 7.2.2		
Read Query	Refer to the Appendix	Refer to the Appendix		

7.1.2 Simultaneous Operation Modes Allowed with Four Planes $^{(1,2)}$

THEN THE MODES ALLOWED IN THE OTHER PARTITION IS:						S:				
IF ONE PARTITION IS:	Read Array	Read ID	Read Status	Read Query	Word Program	Page Buffer Program	Block Erase	Full Chip Erase	Program Suspend	Block Erase Suspend
Read Array	X	X	X	X	X	X	X		X	X
Read ID	X	X	X	X	X	X	X		X	X
Read Status	X	X	X	X	X	X	X	X	X	X
Read Query	X	X	X	X	X	X	X		X	X
Word Program	X	X	X	X						X
Page Buffer Program	X	X	X	X						X
Block Erase	X	X	X	X						
Full Chip Erase			X							
Program Suspend	X	X	X	X						X
Block Erase Suspend	X	X	X	X	X	X			X	

Notes:

- 1. "X" denotes the operation available.
- Configurative Partition Dual Work Restrictions:
 Status register reflects partition state, not WSM (Write State Machine) state this allows a status register for each partition.
 Only one partition can be erased or programmed at a time no command queuing.

Commands must be written to an address within the block targeted by that command.

7.2 Command Definitions for Flash Memory (11)

7.2.1 Command Definitions

	Bus	Notes	First Bus Cycle			Second Bus Cycle		
Command	Cycles Req'd		Oper (1)	Address (2)	Data	Oper (1)	Address (2)	Data (3)
Read Array	1		Write	PA	FFH			
Read Identifier Codes	≥ 2	4	Write	PA	90H	Read	IA	ID
Read Query	≥ 2	4	Write	PA	98H	Read	QA	QD
Read Status Register	2		Write	PA	70H	Read	PA	SRD
Clear Status Register	1		Write	PA	50H			
Block Erase	2	5	Write	BA	20H	Write	BA	D0H
Full Chip Erase	2	5, 9	Write	X	30H	Write	X	D0H
Program	2	5, 6	Write	WA	40H or 10H	Write	WA	WD
Page Buffer Program	≥ 4	5, 7	Write	WA	E8H	Write	WA	N-1
Block Erase and (Page Buffer) Program Suspend	1	8, 9	Write	PA	ВОН			
Block Erase and (Page Buffer) Program Resume	1	8, 9	Write	PA	D0H			
Set Block Lock Bit	2		Write	BA	60H	Write	BA	01H
Clear Block Lock Bit	2	10	Write	BA	60H	Write	BA	D0H
Set Block Lock-down Bit	2		Write	BA	60H	Write	BA	2FH
Set Partition Configuration Register	2		Write	PCRC	60H	Write	PCRC	04H

- 1. Bus operations are defined in 7.1.1 Bus Operation.
- 2. All addresses which are written at the first bus cycle should be the same as the addresses which are written at the second bus cycle.
 - X=Any valid address within the device.
 - PA=Address within the selected partition.
 - IA=Identifier codes address (See 7.2.2 Identifier Codes for Read Operation).
 - QA=Query codes address. Refer to the LH28F320BF, LH28F640BF, LH28F128BF series Appendix for details.
 - BA=Address within the block being erased, set/cleared block lock bit or set block lock-down bit.
 - WA=Address of memory location for the Program command or the first address for the Page Buffer Program command.
 - PCRC=Partition configuration register code presented on the address A₀-A₁₅.
- 3. ID=Data read from identifier codes (See 7.2.2 Identifier Codes for Read Operation).
 - QD=Data read from query database. Refer to the LH28F320BF, LH28F640BF, LH28F128BF series Appendix for details.
 - SRD=Data read from status register. See 7.3 Register Definition for a description of the status register bits.
 - WD=Data to be programmed at location WA. Data is latched on the rising edge of $F-\overline{WE}$ or $F_2-\overline{CE}$ (whichever goes high first) during command write cycles.
 - N-1=N is the number of the words to be loaded into a page buffer.
- 4. Following the Read Identifier Codes command, read operations access manufacturer code, device code, block lock configuration code, partition configuration register code (See 7.2.2 Identifier Codes for Read Operation).
 - The Read Query command is available for reading CFI (Common Flash Interface) information.
- 5. Block erase, full chip erase or (page buffer) program cannot be executed when the selected block is locked. Unlocked block can be erased or programmed when RST is V_{IH}.
- 6. Either 40H or 10H are recognized by the CUI (Command User Interface) as the program setup.
- 7. Following the third bus cycle, input the program sequential address and write data of "N" times. Finally, input the any valid address within the target block to be programmed and the confirm command (D0H). Refer to the LH28F320BF, LH28F640BF, LH28F128BF series Appendix for details.



8.	If the program operation in one partition is suspended and the erase operation in other partition is also suspended, the suspended program operation should be resumed first, and then the suspended erase operation should be resumed next.
9.	Full chip erase operation can not be suspended.
10	Following the Clear Block Lock Bit command, block which is not locked-down is unlocked when \overline{WP} is V_{IL} . When \overline{WP} is V_{IH} , lock-down bit is disabled and the selected block is unlocked regardless of lock-down configuration.
11	. Commands other than those shown above are reserved by SHARP for future device implementations and should not be used.

7.2.2 Identifier Codes for Read Operation

	Code	Address [A ₁₅ -A ₀]	Data [DQ ₁₅ -DQ ₀]	Notes
Manufacturer Code	Manufacturer Code	0000Н	00B0H	4
Device Code	64M (x16) Top Parameter Device Code	0001H	00B0H	1, 4
	Block is Unlocked		$DQ_0 = 0$	2
Plack Lock Configuration Code	Block is Locked Block Address		$DQ_0 = 1$	2
Block Lock Configuration Code	Block is not Locked-Down	+ 2	$DQ_1 = 0$	2
	Block is Locked-Down		$DQ_1 = 1$	2
Device Configuration Code	Partition Configuration Register	0006Н	PCRC	3, 4

Notes:

- 1. Top parameter device has its parameter blocks in the plane 3 (The highest address).
- 2. Block Address = The beginning location of a block address within the partition to which the Read Identifier Codes command (90H) has been written.
 - $\mathrm{DQ}_{15}\text{-}\mathrm{DQ}_2$ is reserved for future implementation.
- 3. PCRC = Partition Configuration Register Code.
- 4. The address A₂₁-A₁₆ are shown in below table for reading the manufacturer, device, device configuration code. The address to read the identifier codes is dependent on the partition which is selected when writing the Read Identifier Codes command (90H).

See Section 7.3 Partition Configuration Register Definition (P.38) for the partition configuration register.

Identifier Codes for Read Operation on Partition Configuration (64M (x16)-bit device)

Parti	tion Configuration Reg	gister	Address (64M (x16)-bit device)		
PCR.10	PCR.9	PCR.8	$[A_{21}-A_{16}]$		
0	0	0	00H		
0	0	1	00H or 10H		
0	1	0	00H or 20H		
1	0	0	00H or 30H		
0	1	1	00H or 10H or 20H		
1	1	0	00H or 20H or 30H		
1	0	1	00H or 10H or 30H		
1	1	1	00H or 10H or 20H or 30H		

7.2.3 Functions of Block Lock and Block Lock-Down

State	$\overline{\mathrm{WP}}$	DQ ₁ ⁽¹⁾	$DQ_0^{(1)}$	State Name	Erase/Program Allowed (2)
[000]	0	0	0	Unlocked	Yes
[001] ⁽³⁾	0	0	1	Locked	No
[011]	0	1	1	Locked-down	No
[100]	1	0	0	Unlocked	Yes
[101] ⁽³⁾	1	0	1	Locked	No
[110] ⁽⁴⁾	1	1	0	Lock-down Disable	Yes
[111]	1	1	1	Lock-down Disable	No

Notes:

- 1. $DQ_0 = 1$: a block is locked; $DQ_0 = 0$: a block is unlocked. $DQ_1 = 1$: a block is locked-down; $DQ_1 = 0$: a block is not locked-down.
- 2. Erase and program are general terms, respectively, to express: block erase, full chip erase and (page buffer) program operations.
- 3. At power-up or device reset, all blocks default to locked state and are not locked-down, that is, [001] ($\overline{WP} = 0$) or [101] ($\overline{WP} = 1$), regardless of the states before power-off or reset operation.
- 4. When \overline{WP} is driven to V_{IL} in [110] state, the state changes to [011] and the blocks are automatically locked.

7.2.4 Block Locking State Transitions upon Command Write (4)

	Curren	nt State		Result after Lock Command Written (Next State)				
State	WP	DQ ₁	DQ_0	Set Lock (1)	Clear Lock (1)	Set Lock-down (1)		
[000]	0	0	0	[001]	No Change	[011] (2)		
[001]	0	0	1	No Change (3)	[000]	[011]		
[011]	0	1	1	No Change	No Change	No Change		
[100]	1	0	0	[101]	No Change	[111] ⁽²⁾		
[101]	1	0	1	No Change	[100]	[111]		
[110]	1	1	0	[111]	No Change	[111] ⁽²⁾		
[111]	1	1	1	No Change	[110]	No Change		

- 1. "Set Lock" means Set Block Lock Bit command, "Clear Lock" means Clear Block Lock Bit command and "Set Lock-down" means Set Block Lock-Down Bit command.
- 2. When the Set Block Lock-Down Bit command is written to the unlocked block ($DQ_0 = 0$), the corresponding block is locked-down and automatically locked at the same time.
- 3. "No Change" means that the state remains unchanged after the command written.
- 4. In this state transitions table, assumes that \overline{WP} is not changed and fixed V_{IL} or $V_{IH}.$

7.2.5 Block Locking State Transitions upon $\overline{\text{WP}}$ Transition ⁽⁴⁾

Description Chair		Currer	nt State		Result after WP Transition (Next State)		
Previous State	State	$\overline{ ext{WP}}$	DQ ₁	DQ_0	$\overline{\text{WP}} = 0 \rightarrow 1^{(1)}$	$\overline{WP} = 1 \rightarrow 0^{(1)}$	
-	[000]	0	0	0	[100]	-	
-	[001]	0	0	1	[101]	-	
[110] ⁽²⁾	[011]] 0	1	1 1	[110]	-	
Other than [110] (2)	[011]		1		[111]	-	
-	[100]	1	0	0	-	[000]	
-	[101]	1	0	1	-	[001]	
-	[110]	1	1	0	-	[011] (3)	
-	[111]	1	1	1	-	[011]	

- 1. " $\overline{WP} = 0 \rightarrow 1$ " means that \overline{WP} is driven to V_{IH} and " $\overline{WP} = 1 \rightarrow 0$ " means that \overline{WP} is driven to V_{IL} .
- 2. State transition from the current state [011] to the next state depends on the previous state.
- 3. When \overline{WP} is driven to V_{IL} in [110] state, the state changes to [011] and the blocks are automatically locked.
- 4. In this state transitions table, assumes that lock configuration commands are not written in previous, current and next state.

7.3 Register Definition

Status Register Definition

R	R	R	R	R	R	R	R
15	14	13	12	11	10	9	8
WSMS	BESS	BEFCES	PBPS	VPPS	PBPSS	DPS	R
7	6	5	4	3	2	1	0

SR.15 - SR.8 = RESERVED FOR FUTURE ENHANCEMENTS (R)

SR.7 = WRITE STATE MACHINE STATUS (WSMS)

1 = Ready

0 = Busy

SR.6 = BLOCK ERASE SUSPEND STATUS (BESS)

1 = Block Erase Suspended

0 = Block Erase in Progress/Completed

SR.5 = BLOCK ERASE AND FULL CHIP ERASE STATUS (BEFCES)

1 = Error in Block Erase or Full Chip Erase

0 = Successful Block Erase or Full Chip Erase

SR.4 = (PAGE BUFFER) PROGRAM STATUS (PBPS)

1 = Error in (Page Buffer) Program

0 = Successful (Page Buffer) Program

 $SR.3 = V_{PP} STATUS (VPPS)$

 $1 = V_{PP}$ LOW Detect, Operation Abort

 $0 = V_{pp} OK$

SR.2 = (PAGE BUFFER) PROGRAM SUSPEND STATUS (PBPSS)

1 = (Page Buffer) Program Suspended

 $0 = (Page\ Buffer)\ Program\ in\ Progress/Completed$

SR.1 = DEVICE PROTECT STATUS (DPS)

1 = Erase or Program Attempted on a Locked Block, Operation Abort

0 = Unlocked

SR.0 = RESERVED FOR FUTURE ENHANCEMENTS (R)

Notes:

Status Register indicates the status of the partition, not WSM (Write State Machine). Even if the SR.7 is "1", the WSM may be occupied by the other partition when the device is set to 2, 3 or 4 partitions configuration.

Check SR.7 or RY/\overline{BY} to determine block erase, full chip erase, (page buffer) program completion. SR.6 - SR.1 are invalid while SR.7="0".

If both SR.5 and SR.4 are "1"s after a block erase, full chip erase, (page buffer) program, set/clear block lock bit, set block lock-down bit or set partition configuration register attempt, an improper command sequence was entered.

SR.3 does not provide a continuous indication of V_{PP} level. The WSM interrogates and indicates the V_{PP} level only after Block Erase, Full Chip Erase, (Page Buffer) Program command sequences. SR.3 is not guaranteed to report accurate feedback when $V_{PP} \neq V_{PPH}$ or V_{PPLK} .

SR.1 does not provide a continuous indication of block lock bit. The WSM interrogates the block lock bit only after Block Erase, Full Chip Erase, (Page Buffer) Program command sequences. It informs the system, depending on the attempted operation, if the block lock bit is set. Reading the block lock configuration codes after writing the Read Identifier Codes command indicates block lock bit status.

SR.15 - SR.8 and SR.0 are reserved for future use and should be masked out when polling the status register.

		E	xtended Status F	Register Definiti	on		
R	R	R	R	R	R	R	R
15	14	13	12	11	10	9	8
SMS	R	R	R	R	R	R	R
7	6	5	4	3	2	1	0

XSR.15-8 = RESERVED FOR FUTURE ENHANCEMENTS (R)

XSR.7 = STATE MACHINE STATUS (SMS)

1 = Page Buffer Program available

0 = Page Buffer Program not available

XSR.6-0 = RESERVED FOR FUTURE ENHANCEMENTS (R)

Notes:

After issue a Page Buffer Program command (E8H), XSR.7="1" indicates that the entered command is accepted. If XSR.7 is "0", the command is not accepted and a next Page Buffer Program command (E8H) should be issued again to check if page buffer is available or not.

XSR.15-8 and XSR.6-0 are reserved for future use and should be masked out when polling the extended status register.

		Parti	tion Configuration	on Register Defi	inition		
R	R	R	R	R R	PC2	PC1	PC0
15	14	13	12	11	10	9	8
R	R	R	R	R	R	R	R
7	6	5	4	3	2	1	0
PCR.10-8 = PA 000 = No pa 001 = Plane (defau 010 = Plane partiti 100 = Plane (defau 011 = Plane three ation i 110 = Plane three pation i 101 = Plane	s available betwo 0-1 are merged partitions in this s available betwo 1-2 are merged	TS (R) FIGURATION (Work is not allowate one partition rameter device) 3 are merged in the one partition eter device) I into one partition eter device) I into one partition in the one partition one partition. I	to one n. tion. There are Dual work oper- titions. tion. There are Dual work oper- titions. tion. There are Dual work oper- titions. tion. There are Dual work oper-	Each p Dual partiti PCR.7-0 = RES Notes: After power-up "001" in a be parameter devi See the table be PCR.15-11 and	plane correspondence work operation ons. SERVED FOR FURTHER PROPERTY OF THE P	is available by JTURE ENHANG et, PCR 10-8 (1) er device and contents.	ion respectively. etween any two

Partition Configuration

PC2 PC1 PC0	PARTITIONING FOR DUAL WORK	PC2 PC1 PC0	PARTITIONING FOR DUAL WORK
0 0 0	PLANE3 PLANE1 PLANE1 PLANE0	0 1 1	PARTITION2 PARTITION1 PARTITION0 BLANE BLA
0 0 1	DARTITIANA INOITITIANA BELANES	1 1 0	PARTITION2 PARTITION1 PARTITION0 BLANE BLA
0 1 0	DRANE3 INOITITARA BLANE3 BLANE1 BLANE0	1 0 1	PARTITION2 PARTITION1 PARTITION0 BLANE3 BLANES BLANES BLANES BLANES BLANES BLAN
1 0 0	0/OITITAAA I/OITITAAA BEANE3 B	1 1 1	PARTITION3 PARTITION2 PARTITION1 PARTITION0 BLANE



7.4 Memory Map for Flash Memory

OCK MUMBER ADDRESS DANCE

BLOCK NUMBER ADDRESS RANGE

	134	4K-WORD	3FF000H - 3FFFFFH
	133	4K-WORD	3FE000H - 3FEFFFH
	132	4K-WORD	3FD000H - 3FDFFFH
	131	4K-WORD	3FC000H - 3FCFFFH
	130	4K-WORD	3FB000H - 3FBFFFH
	129	4K-WORD	3FA000H - 3FAFFFH
	128	4K-WORD	3F9000H - 3F9FFFH
	127	4K-WORD	3F8000H - 3F8FFFH
	126	32K-WORD	3F0000H - 3F7FFFH
1 1	125	32K-WORD	3E8000H - 3EFFFFH
اھا	124	32K-WORD	3E0000H - 3E7FFFH
15	123	32K-WORD	3D8000H - 3DFFFFH
17	122	32K-WORD	3D0000H - 3D7FFFH
انا	121	32K-WORD	3C8000H - 3CFFFFH
12.1	120	32K-WORD	3C0000H - 3C7FFFH
18	119	32K-WORD	3B8000H - 3BFFFFH
	118	32K-WORD	3B0000H - 3B7FFFH
一百	117	32K-WORD	3A8000H - 3AFFFFH
12	116	32K-WORD	3A0000H - 3A7FFFH
	115	32K-WORD	398000H - 39FFFFH
181	114	32K-WORD	390000H - 397FFFH
[∿.]	113	32K-WORD	388000H - 38FFFFH
	112	32K-WORD	380000H - 387FFFH
18	111	32K-WORD	378000H - 37FFFFH
15.1	110	32K-WORD	370000H - 377FFFH
17 1	109	32K-WORD	368000H - 36FFFFH
PLANE3 (PARAMETER PLANE	108	32K-WORD	360000H - 367FFFH
15	107	32K-WORD	358000H - 35FFFFH
	106	32K-WORD	350000H - 357FFFH
	105	32K-WORD	348000H - 34FFFFH
	104	32K-WORD	340000H - 347FFFH
	103	32K-WORD	338000H - 33FFFFH
	102	32K-WORD	330000H - 337FFFH
	101	32K-WORD	328000H - 32FFFFH
	100	32K-WORD	320000H - 327FFFH
	99	32K-WORD	318000H - 31FFFFH
	98	32K-WORD	310000H - 317FFFH
	97	32K-WORD	308000H - 30FFFFH
	96	32K-WORD	300000H - 307FFFH
			_

				_
		95	32K-WORD	2F8000H - 2FFFFFH
		94	32K-WORD	2F0000H - 2F7FFFH
		93	32K-WORD	2E8000H - 2EFFFFH
	92	32K-WORD	2E0000H - 2E7FFFH	
		91	32K-WORD	2D8000H - 2DFFFFF
		90	32K-WORD	2D0000H - 2D7FFFH
		89	32K-WORD	2C8000H - 2CFFFFH
		88	32K-WORD	2C0000H - 2C7FFFH
	_ [87	32K-WORD	2B8000H - 2BFFFFH
	\Box	86	32K-WORD	2B0000H - 2B7FFFH
	$ \mathbf{z} $	85	32K-WORD	2A8000H - 2AFFFF
	(UNIFORM PLANE	84	32K-WORD	2A0000H - 2A7FFFF
	Ы	83	32K-WORD	298000H - 29FFFFH
	IJ	82	32K-WORD	290000H - 297FFFH
	☆	81	32K-WORD	288000H - 28FFFFH
).	80	32K-WORD	280000H - 287FFFH
	$\mathbf{F}($	79	32K-WORD	278000H - 27FFFFH
	딛	78	32K-WORD	270000H - 277FFFH
	15	77	32K-WORD	268000H - 26FFFFH
		76	32K-WORD	260000H - 267FFFH
	E2	75	32K-WORD	258000H - 25FFFFH
	PLANE2	74	32K-WORD	250000H - 257FFFH
	V	73	32K-WORD	248000H - 24FFFFH
	ار ا	72	32K-WORD	240000H - 247FFFH
	_	71	32K-WORD	238000H - 23FFFFH
		70	32K-WORD	230000H - 237FFFH
		69	32K-WORD	228000H - 22FFFFH
		68	32K-WORD	220000H - 227FFFH
		67	32K-WORD	218000H - 21FFFFH
		66	32K-WORD	210000H - 217FFFH
		65	32K-WORD	208000H - 20FFFFH
		64	32K-WORD	200000H - 207FFFH

Top Parameter

BLOCK NUMBER ADDRESS RANGE

		63	32K-WORD	1F8000H - 1FFFFFH
		62	32K-WORD	1F0000H - 1F7FFFH
		61	32K-WORD	1E8000H - 1EFFFFH
		60	32K-WORD	1E0000H - 1E7FFFH
		59	32K-WORD	1D8000H - 1DFFFFH
		58	32K-WORD	1D0000H - 1D7FFFH
		57	32K-WORD	1C8000H - 1CFFFFH
		56	32K-WORD	1C0000H - 1C7FFFH
		55	32K-WORD	1B8000H - 1BFFFFH
	買	54	32K-WORD	1B0000H - 1B7FFFH
	 	53	32K-WORD	1A8000H - 1AFFFFH
	Ţ	52	32K-WORD	1A0000H - 1A7FFFH
	Ъ	51	32K-WORD	198000H - 19FFFFH
	ו ≥	50	32K-WORD	190000H - 197FFFH
	PLANE1 (UNIFORM PLANE	49	32K-WORD	188000H - 18FFFFH
	0	48	32K-WORD	180000H - 187FFFH
	<u> </u>	47	32K-WORD	178000H - 17FFFFH
	\mathbf{z}	46	32K-WORD	170000H - 177FFFH
	2	45	32K-WORD	168000H - 16FFFFH
		44	32K-WORD	160000H - 167FFFH
	田	43	32K-WORD	158000H - 15FFFFH
	3	42	32K-WORD	150000H - 157FFFH
		41	32K-WORD	148000H - 14FFFFH
	곱 .	40	32K-WORD	140000H - 147FFFH
		39	32K-WORD	138000H - 13FFFFH
		38	32K-WORD	130000H - 137FFFH
		37	32K-WORD	128000H - 12FFFFH
		36	32K-WORD	120000H - 127FFFH
		35	32K-WORD	118000H - 11FFFFH
		34	32K-WORD	110000H - 117FFFH
		33		108000H - 10FFFFH
		32	32K-WORD	100000H - 107FFFH

	31	32K-WORD	0F8000H - 0FFFFFH
	30	32K-WORD	0F0000H - 0F7FFFH
	29	32K-WORD	0E8000H - 0EFFFFH
	28	32K-WORD	0E0000H - 0E7FFFH
	27	32K-WORD	0D8000H - 0DFFFFH
	26	32K-WORD	0D0000H - 0D7FFFH
	25	32K-WORD	0C8000H - 0CFFFFH
	24	32K-WORD	0C0000H - 0C7FFFH
_	23	32K-WORD	0B8000H - 0BFFFFH
[闰]	22	32K-WORD	0B0000H - 0B7FFFH
PLANEO (UNIFORM PLANE	21	32K-WORD	0A8000H - 0AFFFFH
₹	20	32K-WORD	0A0000H - 0A7FFFH
Ы	19	32K-WORD	098000H - 09FFFFH
- -	18	32K-WORD	090000H - 097FFFH
[⋦]	17	32K-WORD	088000H - 08FFFFH
15	16	32K-WORD	080000H - 087FFFH
Ĕ	15	32K-WORD	078000H - 07FFFFH
ヒラ	14	32K-WORD	070000H - 077FFFH
15.	13	32K-WORD	068000H - 06FFFFH
\simeq	12	32K-WORD	060000H - 067FFFH
[照]	11	32K-WORD	058000H - 05FFFFH
١z .	10	32K-WORD	050000H - 057FFFH
[♥]	9	32K-WORD	048000H - 04FFFFH
ואַן	8	32K-WORD	040000H - 047FFFH
Ι".	7	32K-WORD	038000H - 03FFFFH
	6	32K-WORD	030000H - 037FFFH
	5	32K-WORD	028000H - 02FFFFH
	4	32K-WORD	020000H - 027FFFH
	3	32K-WORD	018000H - 01FFFFH
	2	32K-WORD	010000H - 017FFFH
	1	32K-WORD	008000H - 00FFFFH
	0	32K-WORD	000000H - 007FFFH

7.5 DC Electrical Characteristics for Flash Memory

DC Electrical Characteristics

 $(T_A = -25$ °C to +85°C, $V_{CC} = 2.7$ V to 3.1V)

Camala al	Dow	Matas	Min	Т	Mari		Test Conditions	
Symbol	Par	Notes	Min.	Тур.	Max.	Unit	Test Conditions	
C _{IN}	Input Capacitance	:	5			7	pF	$V_{IN} = 0V, f = 1MHz, T_A = 25^{\circ}C$
C_{IO}	I/O Capacitance		5			10	pF	$V_{I/O} = 0V$, $f = 1MHz$, $T_A = 25$ °C
I_{LI}	Input Leakage Cu				±1	μΑ	$V_{IN} = V_{CC}$ or GND	
I_{LO}	Output Leakage C				±1	μΑ	$V_{OUT} = V_{CC}$ or GND	
I_{CCS}	V _{CC} Standby Curr	1, 8		4	20	μΑ	$V_{CC} = V_{CC} \text{ Max.,}$ $F_2\text{-}\overline{CE} = \overline{RST} = V_{CC} \pm 0.2V,$ $\overline{WP} = V_{CC} \text{ or GND}$	
I _{CCAS}	V _{CC} Automatic Pc	1, 4		4	20	μΑ	$V_{CC} = V_{CC} \text{ Max.,}$ $F_2 - \overline{CE} = \text{GND } \pm 0.2 \text{V,}$ $\overline{WP} = V_{CC} \text{ or GND}$	
I _{CCD}	V _{CC} Reset Power-Down Current		1		4	20	μΑ	$\overline{RST} = GND \pm 0.2V$ $I_{OUT} (RY/\overline{BY}) = 0mA$
ī	Average V _{CC} Read Current Normal Mode		1, 7		15	25	mA	$V_{CC} = V_{CC} Max.,$ $F_2 \overline{CE} = V_{IL}, F \overline{OE} = V_{IH}, f = 5MHz$
I_{CCR}	Average V _{CC} Read Current Page Mode	8 Word Read	1, 7		5	10	mA	$I_{OUT} = 0$ mA
I_{CCW}	V _{CC} (Page Buffer) Program Current	1, 5, 7		20	60	mA	$V_{PP} = V_{PPH}$
I _{CCE}	V _{CC} Block Erase, I	Full Chip Erase Current	1, 5, 7		10	30	mA	$V_{PP} = V_{PPH}$
I _{CCWS}	V _{CC} (Page Buffer Block Erase Suspe		1, 2, 7		10	200	μΑ	F_2 - $\overline{CE} = V_{IH}$
I _{PPS} I _{PPR}	V _{PP} Standby or Read Current		1, 6, 7		2	5	μΑ	$V_{PP} \le V_{CC}$
I_{PPW}	V _{PP} (Page Buffer) Program Current V _{PP} Block Erase, Full Chip Erase Current		1,5,6,7		2	5	μΑ	$V_{PP} = V_{PPH}$
I _{PPE}			1,5,6,7		2	5	μА	$V_{PP} = V_{PPH}$
I _{PPWS}	V _{PP} (Page Buffer) Suspend Current	1, 6, 7		2	5	μΑ	$V_{PP} = V_{PPH}$	
I _{PPES}	V _{PP} Block Erase S	Suspend Current	1, 6, 7		2	5	μΑ	$V_{PP} = V_{PPH}$

DC Electrical Characteristics (Continue)

 $(T_A = -25$ °C to +85°C, $V_{CC} = 2.7$ V to 3.1V)

Symbol	Parameter	Notes	Min.	Тур.	Max.	Unit	Test Conditions
V_{IL}	Input Low Voltage	5	-0.2		0.4	V	
V_{IH}	Input High Voltage	5	VCC -0.4		VCC +0.2	V	
V _{OL}	Output Low Voltage	5, 8			0.2Vcc	V	$I_{OL} = 0.5 \text{mA}$
V_{OH}	Output High Voltage	5	0.8Vcc			V	$I_{OH} = -0.5 \text{mA}$
V _{PPLK}	V _{PP} Lockout during Normal Operations	3,5,6			0.4	V	
	V_{PP} during Block Erase, Full Chip Erase, (Page Buffer) Program Operations	6	1.65	3	3.1	V	
V _{LKO}	V _{CC} Lockout Voltage		1.5			V	

- 1. All currents are in RMS unless otherwise noted. Typical values are the reference values at $V_{CC} = 3.0 V$ and $T_A = +25 ^{\circ} C$ unless V_{CC} is specified.
- 2. I_{CCWS} and I_{CCES} are specified with the device de-selected. If read or (page buffer) program is executed while in block erase suspend mode, the device's current draw is the sum of I_{CCES} and I_{CCR} or I_{CCW}. If read is executed while in (page buffer) program suspend mode, the device's current draw is the sum of I_{CCWS} and I_{CCR}.
- 3. Block erase, full chip erase, (page buffer) program are inhibited when $V_{PP} \leq V_{PPLK}$, and not guaranteed outside the specified voltage.
- 4. The Automatic Power Savings (APS) feature automatically places the device in power save mode after read cycle completion. Standard address access timings (t_{AVOV}) provide new data when addresses are changed.
- 5. Sampled, not 100% tested.
- 6. V_{PP} is not used for power supply pin. With $V_{PP} \le V_{PPLK}$, block erase, full chip erase, (page buffer) program cannot be executed and should not be attempted.
- 7. The operating current in dual work is the sum of the operating current (read, erase, program) in each plane.
- 8. Includes RY/BY

7.6 AC Electrical Characteristics for Flash Memory

7.6.1 AC Test Conditions

Input Pulse Level	0 V to 2.7 V
Input Rise and Fall Time	5 ns
Input and Output Timing Ref. level	1.35 V
Output Load	$1TTL + C_L (50pF)$

7.6.2 Read Cycle

 $(T_A = -25^{\circ}C \text{ to } +85^{\circ}C, V_{CC} = 2.7V \text{ to } 3.1V)$

Symbol	Parameter	Notes	Min.	Max.	Unit
t _{AVAV}	Read Cycle Time		65		ns
t _{AVQV}	Address to Output Delay			65	ns
$t_{\rm ELQV}$	F ₂ - $\overline{\text{CE}}$ to Output Delay	2		65	ns
t _{APA}	Page Address Access Time			25	ns
$t_{\rm GLQV}$	F-OE to Output Delay	2		20	ns
$t_{\rm PHQV}$	RST High to Output Delay			150	ns
$t_{\rm EHQZ},t_{\rm GHQZ}$	F_2 - \overline{CE} or F - \overline{OE} to Output in High-Z, Whichever Occurs First	1		20	ns
t _{ELQX}	F_2 - \overline{CE} to Output in Low-Z	1	0		ns
t_{GLQX}	F-OE to Output in Low-Z	1	0		ns
t _{OH}	Output Hold from First Occurring Address, F_2 - $\overline{\text{CE}}$ or $\overline{\text{F-OE}}$ Change	1	0		ns

- 1. Sampled, not 100% tested.
- 2. $F-\overline{OE}$ may be delayed up to $t_{ELQV}-t_{GLQV}$ after the falling edge of $F_2-\overline{CE}$ without impact to t_{ELQV}

7.6.3 Write Cycle (F- $\overline{\text{WE}}$ / F₂- $\overline{\text{CE}}$ Controlled) (1,2)

 $(T_A = -25$ °C to +85°C, $V_{CC} = 2.7$ V to 3.1V)

Symbol	Parameter	Notes	Min.	Max.	Unit
t _{AVAV}	Write Cycle Time		65		ns
t _{PHWL} (t _{PHEL})	RST High Recovery to F-WE (F ₂ -CE) Going Low	3	150		ns
$t_{\rm ELWL} (t_{\rm WLEL})$	F_2 - \overline{CE} (F- \overline{WE}) Setup to F- \overline{WE} (F ₂ - \overline{CE}) Going Low		0		ns
$t_{WLWH} (t_{ELEH})$	$F-\overline{WE}$ ($F_2-\overline{CE}$) Pulse Width	4	50		ns
$t_{DVWH} (t_{DVEH})$	Data Setup to F- $\overline{\text{WE}}$ (F ₂ - $\overline{\text{CE}}$) Going High	8	40		ns
$t_{AVWH} (t_{AVEH})$	Address Setup to F-WE (F ₂ -CE) Going High	8	50		ns
$t_{WHEH} (t_{EHWH})$	F_2 - \overline{CE} (F- \overline{WE}) Hold from F- \overline{WE} (F ₂ - \overline{CE}) High		0		ns
$t_{WHDX} (t_{EHDX})$	Data Hold from F-WE (F ₂ -CE) High		0		ns
$t_{WHAX} (t_{EHAX})$	Address Hold from F- $\overline{\text{WE}}$ (F ₂ - $\overline{\text{CE}}$) High		0		ns
$t_{\mathrm{WHWL}} (t_{\mathrm{EHEL}})$	F-WE (F ₂ -CE) Pulse Width High	5	15		ns
$t_{SHWH} (t_{SHEH})$	$\overline{\text{WP}}$ High Setup to F- $\overline{\text{WE}}$ (F ₂ - $\overline{\text{CE}}$) Going High	3	0		ns
t _{VVWH} (t _{VVEH})	V_{PP} Setup to F- \overline{WE} (F ₂ - \overline{CE}) Going High	3	200		ns
$t_{WHGL} (t_{EHGL})$	Write Recovery before Read		30		ns
t _{QVSL}	WP High Hold from Valid SRD, RY/BY High-Z	3, 6	0		ns
t _{QVVL}	V _{PP} Hold from Valid SRD, RY/ BY High-Z	3, 6	0		ns
$t_{WHR0} (t_{EHR0})$	$F-\overline{WE}$ (F ₂ - \overline{CE}) High to SR.7 Going "0"	3, 7		t _{AVQV} +50	ns
$t_{WHRL} (t_{EHRL})$	$F-\overline{WE}$ (F ₂ - \overline{CE}) High to RY/ \overline{BY} Going Low	3		100	ns

- 1. The timing characteristics for reading the status register during block erase, full chip erase, (page buffer) program operations are the same as during read-only operations. See the AC Characteristics for read cycle.
- 2. A write operation can be initiated and terminated with either F_2 - \overline{CE} or F- \overline{WE} .
- 3. Sampled, not 100% tested.
- 4. Write pulse width (t_{WP}) is defined from the falling edge of F₂-\overline{CE} or F-\overline{WE} (whichever goes low last) to the rising edge of F₂-\overline{CE} or F-\overline{WE} (whichever goes high first). Hence, t_{WP}=t_{WLWH}=t_{ELEH}=t_{WLEH}=t_{ELWH}.
- 5. Write pulse width high (t_{WPH}) is defined from the rising edge of F_2 - \overline{CE} or F- \overline{WE} (whichever goes high first) to the falling edge of F_2 - \overline{CE} or F- \overline{WE} (whichever goes low last). Hence, t_{WPH} = t_{WHWL} = t_{EHEL} = t_{WHEL} = t_{EHWL} .
- 6. V_{PP} should be held at V_{PP}=V_{PPH} until determination of block erase, full chip erase, (page buffer) program success (SR.1/3/4/5=0).
- 7. t_{WHR0} (t_{EHR0}) after the Read Query or Read Identifier Codes command= $t_{AVOV}+100$ ns.
- 8. See 7.2.1 Command Definitions for valid address and data for block erase, full chip erase, (page buffer) program or lock bit configuration.

7.6.4 Block Erase, Full Chip Erase, (Page Buffer) Program Performance (3)


 $(T_A = -25$ °C to +85°C, $V_{CC} = 2.7$ V to 3.1V)


			Page Buffer		V _{PP} =V _{PPH}		
Symbol	Parameter	Notes	Command is Used or not Used	Min.	Typ. (1)	Max. (2)	Unit
two	4K-Word Parameter Block Program	2	Not Used		0.05	0.3	S
t_{WPB}	Time	2	Used		0.03	0.12	s
t	32K-Word Main Block Program	2	Not Used		0.38	2.4	s
$t_{\rm WMB}$	Time	2	Used		0.24	1	S
t _{WHQV1} /	HOVI/		Not Used		11	200	μs
t _{EHQV1}	Word Program Time	2	Used		7	100	μs
t _{WHQV2} / t _{EHQV2}	4K-Word Parameter Block Erase Time	2	-		0.3	4	s
t _{WHQV3} / t _{EHQV3}	32K-Word Main Block Erase Time	2	-		0.6	5	S
	Full Chip Erase Time	2			80	700	S
t _{WHRH1} / t _{EHRH1}	(Page Buffer) Program Suspend Latency Time to Read	4	-		5	10	μs
t _{WHRH2} / t _{EHRH2}	Block Erase Suspend Latency Time to Read	4	-		5	20	μs
t _{ERES}	Latency Time from Block Erase Resume Command to Block Erase Suspend Command	5	-	500			μs


- 1. Typical values measured at V_{CC} =3.0V, V_{PP} =3.0V, and T_A =+25°C. Assumes corresponding lock bits are not set. Subject to change based on device characterization.
- 2. Excludes external system-level overhead.
- 3. Sampled, but not 100% tested.
- 4. A latency time is required from writing suspend command (F- $\overline{\text{WE}}$ or F₂- $\overline{\text{CE}}$ going high) until SR.7 going "1" or RY/ $\overline{\text{BY}}$ going High-Z.
- 5. If the interval time from a Block Erase Resume command to a subsequent Block Erase Suspend command is shorter than $t_{\rm ERES}$ and its sequence is repeated, the block erase operation may not be finished.

7.6.5 Flash Memory AC Characteristics Timing Chart

AC Waveform for Single Asynchronous Read Operations from Status Register, Identifier Codes or Query Code







AC Waveform for Write Operations (F-WE / F2-CE Controlled) NOTE 1 NOTE 2 NOTE 3 NOTE 4 NOTE 5 $A_{21-0}(A) \begin{array}{c} V_{IH} \\ V_{IL} \end{array}$ VALID ADDRESS VALID ADDRESS $t_{\rm AVWH} \left(t_{\rm AVEH}\right)$ $t_{\rm AVAV}$ t_{WHAX} (t_{EHAX}) NOTES 5, 6 $t_{\rm ELWL} (t_{ m WLEL})$ $t_{\rm WHEH}\,(t_{\rm EHWH})$ $t_{WHGL}\left(t_{EHGL}\right)$ NOTES 5, 6 $F-\overline{OE}$ (G) V_{IL} $t_{PHWL}\left(t_{PHEL}\right)$ $t_{\mathrm{WHWL}}(t_{\mathrm{EHEL}})$ $F-\overline{WE}(W) \stackrel{^{\star}_{1H}}{V_{II}}$ $t_{\mathrm{WHQV1,2,3}}\left(t_{\mathrm{EHQV1,2,3}}\right)$ $t_{\rm WLWH}$ (t_{ELEH}) $t_{DVWH}(t_{DVEH})$ $t_{\mathrm{WHDX}}\left(t_{\mathrm{EHDX}}\right)$ $DQ_{15\text{-}0}(D/Q) \frac{V_{IH}}{V_{IL}}$ DATA IN DATA IN $t_{\rm WHR0} \, (t_{\rm EHR0})$ High-Z $t_{\mathrm{WHRL}}\left(t_{\mathrm{EHRL}}\right)$ $RY/\overline{BY}(R)$ (SR.7) RST (P) $t_{SHWH}\left(t_{SHEH}\right)$ t_{QVSL} $\overline{\mathrm{WP}}$ (S) $t_{\rm VVWH} \, (t_{\rm VVEH})$ t_{QVVL} V_{PP} (V) V_{PPLK} Notes: 1. VCC power-up and standby. 2. Write each first cycle command. 3. Write each second cycle command or valid address and data. 4. Automated erase or program delay. 5. Read status register data. 6. For read operation, F-OE and F2-CE must be driven active, and F-WE de-asserted.

7.6.6 Reset Operations


(T_{Λ})	= -25°C	to +85°	C, VC	$_{\rm C} = 2.7 {\rm V}$	to 3	.1V)
(- A			-, .			,

Symbol	Parameter	Notes	Min.	Max.	Unit
t _{PLPH}	RST Low to Reset during Read (RST should be low during power-up.)	1, 2, 3	100		ns
t _{PLRH}	RST Low to Reset during Erase or Program	1, 3, 4		22	μs
t_{VPH}	$V_{CC} = 2.7V$ to \overline{RST} High	1, 3, 5	100		ns
t _{VHQV}	$V_{CC} = 2.7V$ to Output Delay	3		1	ms

Notes:

- 1. A reset time, t_{PHQV} , is required from the later of SR.7 (RY/ \overline{BY}) going "1" (High-Z) or \overline{RST} going high until outputs are valid. See the AC Characteristics read cycle for t_{PHQV} .
- 2. t_{PLPH} is <100ns the device may still reset but this is not guaranteed.
- 3. Sampled, not 100% tested.
- 4. If RST asserted while a block erase, full chip erase or (page buffer) program operation is not executing, the reset will complete within 100ns.
- 5. When the device power-up, holding \overline{RST} low minimum 100ns is required after V_{CC} has been in predefined range and also has been in stable there.

AC Waveform for Reset Operation



- 8. Smartcombo RAM
- 8.1 Truth Table
- 8.1.1 Bus Operation (1)

Smartcombo RAM	Notes	$SC-\overline{CE}_1$	CE ₂	S-OE	S-WE	LB	ŪB	DQ ₀ to Q ₁₅
Read				L	Н	(3)		(3)
Output Disable		L		Н	Н	X	X	High - Z
Write			Н	Н	L	(3)		(3)
Standby		Н				X	X	
Standby		X		X	X	Н	Н	High - Z
Sleep	2	X	L			X	X	

- 1. $L = V_{IL}$, $H = V_{IH}$, X = H or L, High-Z = High impedance. Refer to the DC Characteristics.
- 2. CE_2 pin must be fixed to high level except sleep mode.
- 3. LB, UB Control Mode

LB	ŪB	DQ ₀ to DQ ₇	DQ ₈ to DQ ₁₅
L	L	$\rm D_{OUT}/D_{IN}$	$\rm D_{OUT}/D_{IN}$
L	Н	$\rm D_{OUT}/D_{IN}$	High - Z
Н	L	High - Z	$\mathrm{D}_{\mathrm{OUT}}/\mathrm{D}_{\mathrm{IN}}$

8.2 DC Electrical Characteristics for Smartcombo RAM

DC Electrical Characteristics

 $(T_A = -25^{\circ}C \text{ to } +85^{\circ}C, V_{CC} = 2.7V \text{ to } 3.1V)$

Symbol	Parameter	Notes	Min.	Тур.	Max.	Unit	Test Conditions
C_{IN}	Input Capacitance	1			8	pF	$V_{IN} = 0V$
C _{IO}	I/O Capacitance	1			10	pF	$V_{I/O} = 0V$
I _{LI}	Input Leakage Current				±1	μΑ	$V_{IN} = V_{CC}$ or GND
I_{LO}	Output Leakage Current				±1	μΑ	$V_{OUT} = V_{CC}$ or GND
I_{SB}	V _{CC} Standby Current	2			200	μΑ	$SC-\overline{CE}_1 \ge V_{CC} - 0.2V, CE_2 \ge V_{CC} - 0.2V$
I_{SLP}	V _{CC} Sleep Mode Current	3			100	μΑ	$SC-\overline{CE}_1 \ge V_{CC} - 0.2V, CE_2 \le 0.2V$
I _{CC1}	V _{CC} Operation Current				50	mA	$t_{\text{CYCLE}} = \text{Min., } I_{\text{I/O}} = 0\text{mA},$ SC- $\overline{\text{CE}}_1 = V_{\text{IL}}$
V_{IL}	Input Low Voltage	1	-0.2		0.4	V	
V _{IH}	Input High Voltage	1	VCC -0.4		VCC +0.2	V	
V _{OL}	Output Low Voltage	1			0.2Vcc	V	$I_{OL} = 0.5 \text{mA}$
V _{OH}	Output High Voltage	1	0.8Vcc			V	$I_{OH} = -0.5 \text{mA}$


- 1. Sampled, not 100% tested.
- 2. Memory cell data is held. ($CE_2 = "V_{IH}"$)
- 3. Memory cell data is not held. ($CE_2 = "Vil"$)

8.3 AC Electrical Characteristic for Smartcombo RAM

8.3.1 AC Test Conditions

Input Pulse Level	0.2VCC to 0.8VCC
Input Rise and Fall Time	5 ns
Input and Output Timing Ref. Level	$1/2~{ m V}_{ m CC}$
Output Load	$1TTL + C_L (50pF)^{(1,2)}$

- 1. Including scope and socket capacitance.
- 2. AC characteristics directed with the note should be measured with the output load shown in below.



8.3.2 Read Cycle

 $(T_A = -25^{\circ}C \text{ to } +85^{\circ}C, V_{CC} = 2.7V \text{ to } 3.1V)$

Symbol	Parameter	Notes	Min.	Max.	Unit
t _{RC}	Read Cycle Time		65		ns
t _{AA}	Address Access Time			65	ns
t _{ACE}	Chip Enable Access Time			65	ns
t _{OE}	Output Enable to Output Valid			45	ns
$t_{ m BE}$	Byte Enable Access Time			65	ns
t _{PAA}	Page Access Time			20	ns
t _{OH}	Output Hold from Address Change		5		ns
t _{PRC}	Page Read Cycle Time		20		ns
t _{CLZ}	$SC-\overline{CE}_1$ Low to Output Active		10		ns
t _{OLZ}	S-OE Low to Output Active		5		ns
t _{BLZ}	UB or LB Low to Output Active		5		ns
t_{CHZ}	SC-CE ₁ High to Output in High-Z			25	ns
t _{OHZ}	S-OE High to Output in High-Z			25	ns
t _{BHZ}	UB or LB High to Output in High-Z			25	ns
t _{ASO}	Address Setup to S-OE Low		0		ns
t _{OHAH}	S-OE High Level to Address Hold		-5		ns
t _{CHAH}	SC-CE ₁ High Level to Address Hold		0		ns
t _{BHAH}	LB, UB High Level to Address Hold	2	0		ns
t_{CLOL}	$SC-\overline{CE}_1$ Low Level to $S-\overline{OE}$ Low Level	1	0	10,000	ns
t _{OLCH}	S-OE Low Level to SC-CE ₁ High Level		45		ns
t_{CP}	SC-CE ₁ High Level Pulse Width		10		ns
t_{BP}	LB, UB High Level Pulse Width		10		ns
t _{OP}	S-OE High Level Pulse Width	1	2	10,000	ns

- 1. t_{CLOL} and t_{OP} (Max.) are applied while SC- \overline{CE}_1 is being hold at low level.
- 2. t_{BHAH} is specified after both \overline{LB} and \overline{UB} are High.

8.3.3 Write Cycle

 $(T_A = -25^{\circ}\text{C to } + 85^{\circ}\text{C}, V_{CC} = 2.7\text{V to } 3.1\text{V})$

Symbol	Parameter	Notes	Min.	Max.	Unit
t_{WC}	Write Cycle Time		65		ns
t _{CW}	Chip Enable to End of Write		55		ns
t _{AW}	Address Valid to End of Write		55		ns
t_{BW}	Byte Select Time		55		ns
t_{WP}	Write Pulse Width		50		ns
t _{WR}	Write Recovery Time		0		ns
t _{CP}	SC-CE ₁ High Level Pulse Width		10		ns
t _{BP}	LB, UB High Level Pulse Width		10		ns
t _{WHP}	S-WE High Pulse Width		10		ns
t _{WHZ}	S-WE Low to Output in High-Z			25	ns
t _{OW}	S-WE High to Output Active		15		ns
t _{AS}	Address Setup Time		0		ns
t_{DW}	Input Data Setup Time		30		ns
t _{DH}	Input Data Hold Time		0		ns
t _{OHAH}	S-OE High Level to Address Hold		-5		ns
t _{CHAH}	SC-CE ₁ High Level to Address Hold		0		ns
t _{BHAH}	LB, UB High Level to Address Hold	2	0		ns
t _{OES}	S-OE High Level to S-WE Set	1	0	10,000	ns
t _{OEH}	S-WE High Level to S-OE Set	1	10	10,000	ns

- 1. t_{OES} and t_{OEH} (Max.) are applied while SC- \overline{CE}_1 is being hold at low level.
- 2. t_{BHAH} is specified after both \overline{LB} and \overline{UB} are High.

8.3.4 Initialization

 $(T_A = -25^{\circ}C \text{ to } +85^{\circ}C, V_{CC} = 2.7V \text{ to } 3.1V)$

Symbol	Parameter	Notes	Min.	Max.	Unit
t _{VHMH}	Power Application to CE ₂ Low Level Hold		50		μs
t _{CHMH}	$SC-\overline{CE}_1$ High Level to CE_2 High Level		10		ns
	Following Power Application CE_2 High Level Hold to $SC-\overline{CE}_1$ Low Level	1	200		μs

Note:

1. When giving compatibility with the other type of Smartcombo RAM, 200µs must be changed to 300µs.

8.3.5 Sleep Mode Entry / Exit

 $(T_A = -25^{\circ}C \text{ to } +85^{\circ}C, V_{CC} = 2.7V \text{ to } 3.1V)$

Symbol	Parameter	Notes	Min.	Max.	Unit
	Sleep Mode Entry SC- $\overline{\text{CE}}_1$ High Level to CE_2 Low Level		0		ns
l +	Sleep Mode Exit to Normal Operation CE_2 High Level to $SC-\overline{CE}_1$ Low Level	1	200		μs

Note:


1. When giving compatibility with the other type of Smartcombo RAM, $200\mu s$ must be changed to $300\mu s$.

8.4 Initialization


Initialize the power application using the following sequence to stabilize internal circuits.

- (1) Following power application, make CE_2 high level after fixing CE_2 to low level for the period of t_{VHMH} . Make $SC-\overline{CE}_1$ high level before making CE_2 high level.
- (2) $SC\overline{CE}_1$ and CE_2 are fixed to high level for the period of t_{MHCL} .

Normal operation is possible after the completion of initialization.



- 1. Make CE2 low level when starting the power supply.
- 2. t_{VHMH} is specified from when the power supply voltage reaches the prescribed minimum value (Vcc Min.).



8.5 Page Read Operation

8.5.1 Features of Page Read Operation (2)

Features	Notes	8 Words Mode
Page Length		8 words
Page Read-corresponding Addresses		A_2, A_1, A_0
Page Read Start Address		Don't care
Page Direction		Don't care
Interrupt during page read operation	1	Enabled

Notes:

1. An interrupt is output when $SC-\overline{CE}_1$ = High or in case A_3 or a higher address changes.

2. Page Length:

8 words is supported as the page lengths.

Page-Corresponding Addresses:

The page read-enabled addresses are A_2 , A_1 , and A_0 . Fix addresses other than A_2 , A_1 , and A_0 during page read operation.

Page Start Address:

Since random page read is supported, any address (A_2, A_1, A_0) can be used as the page read start address.

Page Direction:

Since random page read is possible, there is not restriction on the page direction.

Interrupt during Page Read Operation:

When generating an interrupt during page read, either make $SC-\overline{CE}_1$ high level or change A_3 and higher addresses.

When page read is not used:

Since random page read is supported, even when not using page read, random access is possible as usual.

8.6 Mode Register Settings

The sleep mode can be set using the mode register. Since the initial value of the mode register at power application is undefined, be sure to set the mode register after initialization at power application. However, since sleep mode is not entered unless CE_2 = Low when sleep mode is not used, it is not necessary to set the mode register. Moreover, when using page read without using sleep mode, it is not necessary to set the mode register.

8.6.1 Mode Register Setting Method

The mode register setting mode can be entered by successively writing two specific data after two continuous reads of the highest address (3FFFFFH). The mode register setting is a continuous four-cycle operation (two read cycles and two write cycles).

Commands are written to the command register. The command register is used to latch the addresses and data required for executing commands, and it does not have an exclusive memory area.

For the timing chart and flow chart, refer to Mode Register Setting Timing Chart (P.71), Mode Register Setting Flow Chart (P.72).

Following table shows the commands and command sequences.

Command Sequence

Command Sequence	1st Bus Cycle (Read Cycle)		2nd Bus (Read C	•	3rd Bus ((Write C	-	4th Bus Cycle (Write Cycle)		
	Address Data		Address	Data	Address	Data	Address	Data	
Sleep Mode	3FFFFFH -		3FFFFFH	-	3FFFFFH	00H	3FFFFFH	07H	

4th Bus Cycle (Write cycle)

DQ	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Mode Register Setting	0	0	0	0	0	0	0	0	0	0	0	0	0	PL	1	1

Page Length	1	8 words
-------------	---	---------

8.6.2 Cautions for Setting Mode Register

Since, for the mode register setting, the internal counter status is judged by toggling $SC-\overline{CE}_1$ and $S-\overline{OE}$, toggle $SC-\overline{CE}_1$ at every cycle during entry (read cycle twice, write cycle twice), and toggle $S-\overline{OE}$ like $SC-\overline{CE}_1$ at the first and second read cycles.

If incorrect addresses or data are written, or if addresses or data are written in the incorrect order, the setting of the mode register are not performed correctly.


When the highest address (3FFFFFH) is read consecutively three or more times, the mode register setting entries are cancelled.

Once the sleep mode has been set in the mode register, these settings are retained until they are set again, while applying the power supply. However, the mode register setting will become undefined if the power is turned off, so set the mode register again after power application.

For the timing chart and flow chart, refer to Mode Register Setting Timing Chart (P.71), Mode Register Setting Flow Chart (P.72).

8.7 Smartcombo RAM AC Characteristics Timing Chart


Read Cycle Timing Chart 1 (SC-CE1 Controlled)



Note:

1. In read cycle, CE2 and S- $\overline{\text{WE}}$ should be fixed to high level.


Read Cycle Timing Chart 2 (S-OE Controlled)



Note:

1. In read cycle, CE2 and S-WE should be fixed to high level.

Read Cycle Timing Chart 3 (SC-\overline{CE}1 / S-\overline{OE} Controlled)




Note:

1. In read cycle, CE2 and S-WE should be fixed to high level.


LRS1B07 63

Read Cycle Timing Chart 4 (Address Controlled)



- In read cycle, CE2 and S-WE should be fixed to high level.
 When read cycle time is less than t_{RC} (Min.), the address access time (t_{AA}) is not guaranteed.


Read Cycle Timing Chart 5 (\overline{LB} / \overline{UB} Controlled)



Note:


1. In read cycle, CE2 and S-WE should be fixed to high level.

8 Word Page Read Cycle Timing Chart




- 1. In read cycle, CE2 and S- $\overline{\text{WE}}$ should be fixed to high level.
- 2. \overline{LB} and \overline{UB} are Low level.

Write Cycle Timing Chart 1 (SC-\overline{CE}1 Controlled))




- 1. During address transition, at least one of S-\overline{CE}1, S-\overline{WE} or \overline{LB}, \overline{UB} pins should be inactivated.
- 2. Do not input data to the DQ pins while they are in the output state.
- 3. In write cycle, CE2 and S- \overline{OE} should be fixed to high level.
- 4. Write operation is done during the overlap time of a low level SC- $\overline{\text{CE}}$ 1, S- $\overline{\text{WE}}$, $\overline{\text{LB}}$ and/or $\overline{\text{UB}}$.

Write Cycle Timing Chart 2 (S-WE Controlled))




- 1. During address transition, at least one of SC- $\overline{\text{CE}}_1$, S- $\overline{\text{WE}}$ or $\overline{\text{LB}}$, $\overline{\text{UB}}$ pins should be inactivated.
- 2. Do not input data to the DQ pins while they are in the output state.
- 3. In write cycle, CE2 and S-OE should be fixed to high level.
- 4. Write operation is done during the overlap time of a low level SC- $\overline{\text{CE}}$ 1, S- $\overline{\text{WE}}$, $\overline{\text{LB}}$ and/or $\overline{\text{UB}}$.

Write Cycle Timing Chart 3 (S-WE Controlled))




- 1. During address transition, at least one of SC- $\overline{\text{CE}}_1$, S- $\overline{\text{WE}}$ or $\overline{\text{LB}}$, $\overline{\text{UB}}$ pins should be inactivated.
- 2. Do not input data to the DQ pins while they are in the output state.
- 3. In write cycle, CE2 and S \overline{OE} should be fixed to high level.
- 4. Write operation is done during the overlap time of a low level SC- $\overline{\text{CE}}$ 1, S- $\overline{\text{WE}}$, $\overline{\text{LB}}$ and/or $\overline{\text{UB}}$.

Write Cycle Timing Chart 4 (LB / UB Controlled))



- 1. During address transition, at least one of SC- $\overline{\text{CE}}_1$, S- $\overline{\text{WE}}$ or $\overline{\text{LB}}$, $\overline{\text{UB}}$ pins should be inactivated.
- 2. Do not input data to the DQ pins while they are in the output state.
- 3. In write cycle, CE2 and S- \overline{OE} should be fixed to high level.
- 4. Write operation is done during the overlap time of a low level SC- $\overline{\text{CE}}_1$, S- $\overline{\text{WE}}$, $\overline{\text{LB}}$ and/or $\overline{\text{UB}}$.


Write Cycle Timing Chart 5 (LB / UB Independent Controlled))




Notes

- 1. During address transition, at least one of SC- $\overline{\text{CE}}_1$, S- $\overline{\text{WE}}$ or $\overline{\text{LB}}$, $\overline{\text{UB}}$ pins should be inactivated.
- 2. Do not input data to the DQ pins while they are in the output state.
- 3. In write cycle, CE2 and S- \overline{OE} should be fixed to high level.
- 4. Write operation is done during the overlap time of a low level SC- $\overline{\text{CE}}$ 1, S- $\overline{\text{WE}}$, $\overline{\text{LB}}$ and/or $\overline{\text{UB}}$.

Mode Register Setting Timing Chart Mode Register Setting trc twc VIH 7 Address 3FFFFFH 3FFFFFH 3FFFFFH 3FFFFFH V_{IH} $SC-\overline{CE}1$ V_{IL} V_{IH} $S-\overline{OE}$ V_{IL} twr. twp V_{IH} $S\text{-}\overline{\mathrm{WE}}$ V_{IL} V_{IH} DIN xxxxHxxxxH V_{IL} VIH . $\overline{\mathrm{UB}}$ $\overline{\mathrm{LB}}$ V_{IL} .





LRS1B07 74

- 9. SRAM
- 9.1 Truth Table
- 9.1.1 Bus Operation (1)

SRAM	Notes	S- $\overline{\text{CE}}_1$	CE ₂	S-OE	S-WE	ĪB	ŪB	DQ ₀ to DQ ₁₅
Read				L	Н	(2)		(2)
Output Disable		L	Н	Н	Н	X	X	High 7
Output Disable		L		X	X	Н	Н	High - Z
Write				X	L	(2)		(2)
		Н	X			X	X	
Standby		X	L	X	X	X	X	High - Z
		X	X			Н	Н	

Notes:

- L = V_{IL}, H = V_{IH}, X = H or L, High-Z = High impedance. Refer to the DC Characteristics.
 \overline{LB}, \overline{UB} Control Mode

LB	ŪB	DQ ₀ to DQ ₇	DQ ₈ to DQ ₁₅
L	L	D_{OUT}/D_{IN}	D_{OUT}/D_{IN}
L	Н	D_{OUT}/D_{IN}	High - Z
Н	L	High - Z	D_{OUT}/D_{IN}

9.2 DC Electrical Characteristics for SRAM

DC Electrical Characteristics

 $(T_A = -25^{\circ}C \text{ to } +85^{\circ}C, V_{CC} = 2.7V \text{ to } 3.1V)$

Symbol	Parameter	Notes	Min.	Тур.	Max.	Unit	Test Conditions
C _{IN}	Input Capacitance	1			8	pF	$V_{IN} = 0V, f = 1MHz, T_A = 25$ °C
C _{IO}	I/O Capacitance	1			10	pF	$V_{I/O} = 0V$, $f = 1MHz$, $T_A = 25$ °C
I_{LI}	Input Leakage Current				±1	μΑ	$V_{IN} = V_{CC}$ or GND
I_{LO}	Output Leakage Current				±1	μΑ	$V_{OUT} = V_{CC}$ or GND
I_{SB}	V _{CC} Standby Current				15	μΑ	$S-\overline{CE}_1$, $CE_2 \ge V_{CC}$ - 0.2V or $CE_2 \le 0.2V$
I _{CC1}	V _{CC} Operation Current				45	mA	$\begin{aligned} & S \text{-} \overline{CE}_1 = V_{IL}, \\ & CE_2 = V_{IH}, \\ & V_{IN} = V_{IL} \text{ or } V_{IH} \end{aligned} \qquad \begin{aligned} & t_{CYCLE} = \text{Min.} \\ & I_{I/O} = 0 \text{mA} \end{aligned}$
I_{CC2}	V _{CC} Operation Current				8	m A	$\begin{split} & \overline{CE}_1 \leq 0.2V, \\ & CE_2 \geq V_{CC} - 0.2V, \\ & V_{IN} \geq V_{CC} - 0.2V \\ & or \leq 0.2V \end{split} \qquad \begin{aligned} & t_{CYCLE} = 1 \mu s \\ & I_{I/O} = 0 mA \end{aligned}$
V _{IL}	Input Low Voltage	1	-0.2		0.4	V	
V _{IH}	Input High Voltage	1	VCC -0.4	_	VCC +0.2	V	
V _{OL}	Output Low Voltage	1			0.2Vcc	V	$I_{OL} = 0.5 \text{mA}$
V _{OH}	Output High Voltage	1	0.8V CC			V	$I_{OH} = -0.5 \text{mA}$

Notes:

1. Sampled, not 100% tested.

9.3 AC Electrical Characteristics for SRAM

9.3.1 AC Test Conditions

Input Pulse Level	0.4 to 2.4 V
Input Rise and Fall Time	5 ns
Input and Output Timing Ref. Level	1.5 V
Output Load	$1TTL + C_L(30pF)^{(1)}$

Note:

1. Including scope and socket capacitance.

9.3.2 Read Cycle

 $(T_A = -25^{\circ}C \text{ to } +85^{\circ}C, V_{CC} = 2.7V \text{ to } 3.1V)$

Symbol	Parameter	Notes	Min.	Max.	Unit
t _{RC}	Read Cycle Time		65		ns
t_{AA}	Address Access Time			65	ns
t _{ACE1}	Chip Enable Access Time (S- $\overline{\text{CE}}_1$)			65	ns
t _{ACE2}	Chip Enable Access Time (CE ₂)			65	ns
t_{BE}	Byte Enable Access Time			65	ns
t_{OE}	Output Enable to Output Valid			40	ns
t _{OH}	Output Hold from Address Change		10		ns
t _{LZ1}	S-\overline{CE}_1 Low to Output Active	1	10		ns
t_{LZ2}	CE ₂ High to Output Active	1	10		ns
t_{OLZ}	S-OE Low to Output Active	1	5		ns
$t_{ m BLZ}$	UB or LB Low to Output Active	1	10		ns
t _{HZ1}	\overline{S} - \overline{CE}_1 High to Output in High-Z	1, 2	0	25	ns
t_{HZ2}	CE ₂ Low to Output in High-Z	1, 2	0	25	ns
t _{OHZ}	S-OE High to Output in High-Z	1, 2	0	25	ns
t _{BHZ}	UB or LB High to Output in High-Z	1, 2	0	25	ns

Notes:

- 1. Active output to High-Z and High-Z to output active tests specified for a $\pm 200 \text{mV}$ transition from steady state levels into the test load.
- 2. The period from S- $\overline{\text{CE}}_1$ Rise, $\overline{\text{UB}}$ Rise, $\overline{\text{LB}}$ Rise S- $\overline{\text{OE}}$ Rise (CE₂: Falling) to output buffer off is logically 10ns.

9.3.3 Write Cycle

 $(T_A = -25^{\circ}\text{C to } +85^{\circ}\text{C}, V_{CC} = 2.7\text{V to } 3.1\text{V})$


Symbol	Parameter	Notes	Min.	Max.	Unit
t_{WC}	Write Cycle Time		65		ns
t_{CW}	Chip Enable to End of Write		60		ns
t_{AW}	Address Valid to End of Write		60		ns
$t_{\rm BW}$	Byte Select Time		60		ns
t_{AS}	Address Setup Time		0		ns
t_{WP}	Write Pulse Width		50		ns
t_{WR}	Write Recovery Time		0		ns
t_{DW}	Input Data Setup Time		30		ns
t_{DH}	Input Data Hold Time		0		ns
t_{OW}	S-WE High to Output Active	1	5		ns
t_{WZ}	S-WE Low to Output in High-Z	1	0	25	ns

Note:


1. Active output to High-Z and High-Z to output active tests specified for a $\pm 200 \text{mV}$ transition from steady state levels into the test load.

9.4 SRAM AC Characteristics Timing Chart

Read Cycle Timing Chart




Write Cycle Timing Chart (S-WE Controlled)



- 1. A write occurs during the overlap of a low S- $\overline{\text{CE}}_1$, a high CE₂ and a low S- $\overline{\text{WE}}$.
 - A write begins at the latest transition among $S-\overline{CE}_1$ going low, CE_2 going high and $S-\overline{WE}$ going low. A write ends at the earliest transition among $S-\overline{CE}_1$ going high, CE_2 going low and $S-\overline{WE}$ going high. tw_P is measured from the beginning of write to the end of write.
- 2. tcw is measured from the later of S-\overline{CE}_1 going low or CE_2 going high to the end of write.
- 3. the is measured from the time of going low \overline{UB} or low \overline{LB} to the end of write.
- 4. tas is measured from the address valid to beginning of write.
- 5. twr is measured from the end of write to the address change. twr applies in case a write ends at $S-\overline{CE}_1$ going high, CE_2 going low or $S-\overline{WE}$ going high.
- 6. During this period DQ pins are in the output state, therefore the input signals of opposite phase to the outputs must not be applied.
- 7. If S- $\overline{\text{CE}}_1$ goes low or CE₂ goes high simultaneously with S- $\overline{\text{WE}}$ going low or after S- $\overline{\text{WE}}$ going low, the outputs remain in high impedance state.
- 8. If S- $\overline{\text{CE}}_1$ goes high or $\overline{\text{CE}}_2$ goes low simultaneously with S- $\overline{\text{WE}}$ going high or before S- $\overline{\text{WE}}$ going high, the outputs remain in high impedance state.

Write Cycle Timing Chart (S-\overline{CE}1 Controlled)




Notes:

- 1. A write occurs during the overlap of a low S- \overline{CE}_1 , a high CE₂ and a low S- \overline{WE} .

 A write begins at the latest transition among S- \overline{CE}_1 going low, CE₂ going high and S- \overline{WE} going low.

 A write ends at the earliest transition among S- \overline{CE}_1 going high, CE₂ going low and S- \overline{WE} going high. twp is measured from the beginning of write to the end of write.
- 2. tcw is measured from the later of S- $\overline{\text{CE}}_1$ going low or CE2 going high to the end of write.
- 3. t_{BW} is measured from the time of going low \overline{UB} or low \overline{LB} to the end of write.
- 4. tas is measured from the address valid to beginning of write.
- 5. twr is measured from the end of write to the address change. twr applies in case a write ends at S-\overline{CE}_1 going high, CE₂ going low or S-\overline{WE} going high.

Write Cycle Timing Chart (UB / LB Controlled)



Notes:

- 1. A write occurs during the overlap of a low S- \overline{CE}_1 , a high CE₂ and a low S- \overline{WE} .

 A write begins at the latest transition among S- \overline{CE}_1 going low, CE₂ going high and S- \overline{WE} going low.

 A write ends at the earliest transition among S- \overline{CE}_1 going high, CE₂ going low and S- \overline{WE} going high. twp is measured from the beginning of write to the end of write.
- 2. tcw is measured from the later of $S-\overline{CE}_1$ going low or CE_2 going high to the end of write.
- 3. t_{BW} is measured from the time of going low $\overline{\text{UB}}$ or low $\overline{\text{LB}}$ to the end of write.
- 4. tas is measured from the address valid to beginning of write.
- 5. twr is measured from the end of write to the address change. twr applies in case a write ends at S-\overline{CE}_1 going high, CE₂ going low or S-\overline{WE} going high.
- 6. UB and LB need to make the time of start of a cycle, and an end "high" level for reservation of tas and twr.

9.5 Data Retention Characteristics for SRAM


 $(T_A = -25^{\circ}C \text{ to } +85^{\circ}C)$

Symbol	Parameter	Note	Min.	Typ.(1)	Max.	Unit	Conditions
V _{CCDR}	Data Retention Supply voltage	2	1.5		3.1	V	$CE_2 \le 0.2V$ or $S-\overline{CE}_1 \ge V_{CC} - 0.2V$
I _{CCDR}	Data Retention Supply current	2		2	15	μΑ	$V_{CC} = 3.0V,$ $CE_2 \le 0.2V \text{ or}$ $S-\overline{CE}_1 \ge V_{CC} - 0.2V$
t _{CDR}	Chip enable setup time		0			ns	
t _R	Chip enable hold time		t_{RC}			ns	

Notes:

- 1. Reference value at $T_A = 25$ °C, $V_{CC} = 3.0$ V.
- 2. S- $\overline{\text{CE}}_1$ Š V $_{\text{CC}}$ 0.2V, CE $_2$ Š V $_{\text{CC}}$ 0.2V (S- $\overline{\text{CE}}_1$ controlled) or CE $_2$ £ 0.2V (CE $_2$ controlled).


Data Retention Timing Chart (S-\overline{CE}1 Controlled) (1)



Note:

1. To control the data retention mode at S-\overline{CE}_1, fix the input level of CE₂ between "Vccdr and Vccdr-0.2V" or "0V and 0.2V" during the data retention mode.

Data Retention Timing Chart (CE2 Controlled)



10. Notes

This product is a stacked CSP package that a 64M (x16) bit Flash Memory, a 64M (x16) bit Flash Memory, a 64M (x16) bit Smartcombo RAM and a 8M (x16) bit SRAM are assembled into.

-Supply Power

Maximum difference (between $F/SC-V_{CC}$ and $S-V_{CC}$) of the voltage is less than 0.3V.

-Power Supply and Chip Enable of Flash Memory, Smartcombo RAM and SRAM

Two or more chips among Flash memory (F₁, F₂), Smartcombo RAM and SRAM should not be active simultaneously. If the two memories are active together, possibly they may not operate normally by interference noises or data collision on DQ bus.

Both F/SC-V_{CC} and S-V_{CC} are needed to be applied by the recommended supply voltage at the same time except Smartcombo RAM sleep mode and/or SRAM data retention mode.

-Power Up Sequence

When turning on Flash memory power supply, keep \overline{RST} low. After F/SC-V_{CC} reaches over 2.7V, keep \overline{RST} low for more than 100 nsec.

-Device Decoupling

This is a 4 chips stacked CSP package. When one of the chips is active, others are in standby mode. Therefor, these power supplies should be designed very carefully.

Exclusive power supply pins for each Memory and GND pin need careful decoupling of devices. Especially, note Flash Memory, Smartcombo RAM and SRAM peak current caused by transition of control signals.

When one of the Flash Memory is in <u>busy mode</u>, (page buffer) program, block erase and full chip erase command should not be inputted to the other (F_1 -CE, F_2 -CE, S- CE_1 , S- CE_1 , CE_2).



11. Flash Memory Data Protection

Noises having a level exceeding the limit specified in the specification may be generated under specific operating conditions on some systems. Such noises, when induced onto F-WE signal or power supply, may be interpreted as false commands and causes undesired memory updating. To protect the data stored in the flash memory against unwanted writing, systems operating with the flash memory should have the following write protect designs, as appropriate:

- The below describes data protection method.
 - 1. Protection of data in each block
 - Any locked block by setting its block lock bit is protected against the data alternation. When WP is low, any locked-down block by setting its block lock-down bit is protected from lock status changes.
 By using this function, areas can be defined, for example, program area (locked blocks), and data area (unlocked blocks).
 - For detailed block locking scheme, see Section 6.2, 7.2 Command Definitions for Flash Memory.
 - 2. Protection of data with V_{PP} control
 - When the level of V_{PP} is lower than V_{PPLK} (V_{PP} lockout voltage), write functions to all blocks are disabled. All blocks are locked and the data in the blocks are completely protected.
 - 3. Protection of data with \overline{RST}
 - Especially during power transitions such as power-up and power-down, the flash memory enters reset mode by bringing RST to low, which inhibits write operation to all blocks.
 - For detailed description on RST control, see Section 6.6.6, 7.6.6 AC Electrical Characteristics for Flash Memory, Reset Operations.
- Protection against noises on F-WE signal

To prevent the recognition of false commands as write commands, system designer should consider the method for reducing noises on $F-\overline{WE}$ signal.



12. Design Considerations

1. Power Supply Decoupling

To avoid a bad effect to the system by flash memory, Smartcombo RAM and SRAM power switching characteristics, each device should have a $0.1\mu F$ ceramic capacitor connected between F/SC-V_{CC} and GND, between V_{PP} and GND and between S-V_{CC} and GND.

Low inductance capacitors should be placed as close as possible to package leads.

2. V_{PP} Trace on Printed Circuit Boards

Updating the memory contents of flash memories that reside in the target system requires that the printed circuit board designer pay attention to the V_{PP} Power Supply trace. Use similar trace widths and layout considerations given to the $F/SC-V_{CC}$ power bus.

3. The Inhibition of Overwrite Operation

Please do not execute reprograming "0" for the bit which has already been programed "0". Overwrite operation may generate unerasable bit.

In case of reprograming "0" to the data which has been programed "1".

- •Program "0" for the bit in which you want to change data from "1" to "0".
- •Program "1" for the bit which has already been programed "0".

For example, changing data from "1011110110111101" to "1010110110111100" requires "11101111111111110" programing.

4. Power Supply

Block erase, full chip erase, (page buffer) program with an invalid V_{PP} (See Chapter 6.5, 7.5 DC Electrical Characteristics for Flash Memory) produce spurious results and should not be attempted.


Device operations at invalid F/SC-V_{CC} voltage (See Chapter 6.5, 7.5 DC Electrical Characteristics for Flash Memory) produce spurious results and should not be attempted.

13. Related Document Information⁽¹⁾

Document No.	Document Name
FUM00701	LH28F320BF, LH28F640BF, LH28F128BF Series Appendix

Note:

1. International customers should contact their local SHARP or distribution sales offices.



LRS1B07 Flash MEMORY ERRATA

1. AC Characteristics

PROBLEM

The table below summarizes the AC characteristics.

AC Characteristics - Write Operations

$$V_{CC}=2.7V-3.1V$$

Page	Symbol	Parameter	Min.	Max.	Unit
22, 43	t _{AVAV}	Write Cycle Time	75		ns
22, 43	t _{WLWH} (t _{ELEH})	F-WE (F-CE) Pulse Width	50		ns
22, 43	t _{AVWH} (t _{AVEH})	Address Setup to F-WE (F-CE) Going Hi	50		ns
22, 43	$t_{WHWL} (t_{EHEL})$	F-WE (F-CE) Pulse Width High	25		ns

WORKAROUND

System designers should consider these specifications.


STATUS

This is intended to be fixed in future devices.

A-1 RECOMMENDED OPERATING CONDITIONS

A-1.1 At Device Power-Up

AC timing illustrated in Figure A-1 is recommended for the supply voltages and the control signals at device power-up. If the timing in the figure is ignored, the device may not operate correctly.



*1 To prevent the unwanted writes, system designers should consider the design, which applies V_{PP} to 0V during read operations and V_{CCWH1/2} (V_{PPH1/2}) during write or erase operations. See the application note AP-007-SW-E for details.

Figure A-1. AC Timing at Device Power-Up

For the AC specifications t_{VR} , t_R , t_F in the figure, refer to the next page. See the "AC Electrical Characteristics for Flash Memory" described in specifications for the supply voltage range, the operating temperature and the AC specifications not shown in the next page.



A-1.1.1 Rise and Fall Time

Symbol	Parameter		Min.	Max.	Unit
t_{VR}	V _{CC} Rise Time	1	0.5	30000	μs/V
t _R	Input Signal Rise Time	1, 2		1	μs/V
t _F	Input Signal Fall Time	1, 2		1	μs/V

NOTES:

- 1. Sampled, not 100% tested.
- 2. This specification is applied for not only the device power-up but also the normal operations.

A-1.2 Glitch Noises

Do not input the glitch noises which are below V_{IH} (Min.) or above V_{IL} (Max.) on address, data, reset, and control signals, as shown in Figure A-2 (b). The acceptable glitch noises are illustrated in Figure A-2 (a).




Figure A-2. Waveform for Glitch Noises

See the "DC Electrical Characteristics" described in specifications for V_{IH} (Min.) and V_{IL} (Max.).



iv

A-2 RELATED DOCUMENT INFORMATION⁽¹⁾

Document No.	Document Name
AP-001-SD-E	Flash Memory Family Software Drivers
AP-006-PT-E	Data Protection Method of SHARP Flash Memory
AP-007-SW-E	RP#, V _{PP} Electric Potential Switching Circuit

NOTE:

1. International customers should contact their local SHARP or distribution sales office.

B-1 POWER UP SEQUENCE OF Smartcombo RAM


When turning on Smartcombo RAM power supply, the following sequence is needed.


B-1.1 Sequence of Smartcombo RAM Power Supply

- (1) Supply power.
- (2) Keep S-CE₂ low longer than or equal to 50µs. (See NOTES *1)
- (3) Keep S- $\overline{\text{CE}}_1$ and S-CE₂ high longer than or equal to 200 μ s. (See NOTES *2)
- (4) End of Initialization.

By executing above (1) to (4), the initialization of chip inside and the power occurred inside become stable.

<Example of the actual connection>





NOTES:

- *1) Connect System Reset signal to S-CE₂ and hold S-CE₂ low longer than or equal to 50µs.
- *2) By adding "200 μ s Wait Routine" (S- $\overline{\text{CE}}_1$ and S-CE₂ high) in the software, delay the first access to Smartcombo RAM longer than or equal to 200 μ s.

When giving compatibility with the other type of Smartcombo RAM, 200µs must be changed to 300µs.

SPECIFICATIONS ARE SUBJECT TO CHANGE WITHOUT NOTICE.

Suggested applications (if any) are for standard use; See Important Restrictions for limitations on special applications. See Limited Warranty for SHARP's product warranty. The Limited Warranty is in lieu, and exclusive of, all other warranties, express or implied. ALL EXPRESS AND IMPLIED WARRANTIES, INCLUDING THE WARRANTIES OF MERCHANTABILITY, FITNESS FOR USE AND FITNESS FOR A PARTICULAR PURPOSE, ARE SPECIFICALLY EXCLUDED. In no event will SHARP be liable, or in any way responsible, for any incidental or consequential economic or property damage.



NORTH AMERICA

www.sharpsma.com

SHARP Microelectronics of the Americas 5700 NW Pacific Rim Blvd. Camas, WA 98607, U.S.A. Phone: (1) 360-834-2500 Fax: (1) 360-834-8903 Fast Info: (1) 800-833-9437

TAIWAN

SHARP Electronic Components (Taiwan) Corporation 8F-A, No. 16, Sec. 4, Nanking E. Rd. Taipei, Taiwan, Republic of China Phone: (886) 2-2577-7341 Fax: (886) 2-2577-7326/2-2577-7328

CHINA

SHARP Microelectronics of China (Shanghai) Co., Ltd. 28 Xin Jin Qiao Road King Tower 16F Pudong Shanghai, 201206 P.R. China Phone: (86) 21-5854-7710/21-5834-6056 Fax: (86) 21-5854-4340/21-5834-6057 **Head Office:**

No. 360, Bashen Road, Xin Development Bldg. 22 Waigaoqiao Free Trade Zone Shanghai 200131 P.R. China Email: smc@china.global.sharp.co.jp

EUROPE

SHARP Microelectronics Europe Division of Sharp Electronics (Europe) GmbH Sonninstrasse 3 20097 Hamburg, Germany Phone: (49) 40-2376-2286 Fax: (49) 40-2376-2232 www.sharpsme.com

SINGAPORE

SHARP Electronics (Singapore) PTE., Ltd. 438A, Alexandra Road, #05-01/02 Alexandra Technopark, Singapore 119967 Phone: (65) 271-3566 Fax: (65) 271-3855

HONG KONG

SHARP-ROXY (Hong Kong) Ltd. 3rd Business Division, 17/F, Admiralty Centre, Tower 1 18 Harcourt Road, Hong Kong Phone: (852) 28229311 Fax: (852) 28660779 www.sharp.com.hk

Shenzhen Representative Office:

Room 13B1, Tower C, Electronics Science & Technology Building Shen Nan Zhong Road Shenzhen, P.R. China Phone: (86) 755-3273731

Fax: (86) 755-3273735

JAPAN

SHARP Corporation Electronic Components & Devices 22-22 Nagaike-cho, Abeno-Ku Osaka 545-8522, Japan Phone: (81) 6-6621-1221 Fax: (81) 6117-725300/6117-725301 www.sharp-world.com

KOREA

SHARP Electronic Components (Korea) Corporation RM 501 Geosung B/D, 541 Dohwa-dong, Mapo-ku Seoul 121-701, Korea Phone: (82) 2-711-5813 ~ 8 Fax: (82) 2-711-5819