LRS1834

Stacked Chip

96M (x16) Boot Block Flash and 32M (x16) SCRAM

(Model No.: LRS1834)

Spec No.: MFM2-J14801

Issue Date: August 29, 2002



					SPEC No.	L		14801
);				_	ISSUE:	Aug.	29.	2002
	S	<u> </u>		MINARY	Z IONS	8		
	Product Type _	64M (x16)	Flash Mem +32M (x16	nory +32M () Smartcom	x16) Flash M bo RAM	emory	_	
			LR	S 1 8 3	3 4			
	Model No		(LRS1834)				
	This device spe	ecification is s	subject to cha	ange without	notice.			
	*This specifica *Refer to LH2						M0070	1).
CUST	OMERS ACCEF	TANCE						
DATE	:							
BY:				PRESENT				
				BY: M. C	Kawat KADA	fo	or (M. Okado
				Dept	t. General Man	ager		
				REVIE	WED BY:	PRE	PARE	D BY:
				m.	Kawato	J	mor	imura

Product Development Dept. III Flash Memory Division Integrated Circuits Group SHARP CORPORATION

LRS1834

- Handle this document carefully for it contains material protected by international copyright law. Any reproduction, full or in part, of this material is prohibited without the express written permission of the company.
- When using the products covered herein, please observe the conditions written herein and the precautions outlined in the following paragraphs. In no event shall the company be liable for any damages resulting from failure to strictly adhere to these conditions and precautions.
 - (1) The products covered herein are designed and manufactured for the following application areas. When using the products covered herein for the equipment listed in Paragraph (2), even for the following application areas, be sure to observe the precautions given in Paragraph (2). Never use the products for the equipment listed in Paragraph (3).
 - · Office electronics
 - · Instrumentation and measuring equipment
 - · Machine tools
 - Audiovisual equipment
 - Home appliance
 - Communication equipment other than for trunk lines
 - (2) Those contemplating using the products covered herein for the following equipment which demands high reliability, should first contact a sales representative of the company and then accept responsibility for incorporating into the design fail-safe operation, redundancy, and other appropriate measures for ensuring reliability and safety of the equipment and the overall system.
 - Control and safety devices for airplanes, trains, automobiles, and other transportation equipment
 - Mainframe computers
 - Traffic control systems
 - Gas leak detectors and automatic cutoff devices
 - Rescue and security equipment
 - Other safety devices and safety equipment, etc.
 - (3) Do not use the products covered herein for the following equipment which demands extremely high performance in terms of functionality, reliability, or accuracy.
 - Aerospace equipment
 - Communications equipment for trunk lines
 - Control equipment for the nuclear power industry
 - Medical equipment related to life support, etc.
 - (4) Please direct all queries and comments regarding the interpretation of the above three Paragraphs to a sales representative of the company.
- Please direct all queries regarding the products covered herein to a sales representative of the company.

SHARP

Contents
1. Description
2. Pin Configuration
3. Truth Table
3.1 Bus Operation 5 3.2 Simultaneous Operation Modes Allowed with Four Planes 6
•
4. Block Diagram
5. Command Definitions for Flash Memory 8 5.1 Command Definitions 8
5.2 Identifier Codes for Read Operation (F ₁ Selected)
5.3 Identifier Codes for Read Operation (F ₂ Selected)
5.4 Functions of Block Lock and Block Lock-Down
5.5 Block Locking State Transitions upon Command Write
6. Status Register Definition
· ·
7. Memory Map for Flash Memory
7.2 Memory Map - F_2 Selected (F_1 - \overline{CE} = "H", F_2 - \overline{CE} = "L")
8. Absolute Maximum Ratings
9. Recommended DC Operating Conditions
10. Pin Capacitance. 19
11. DC Electrical Characteristics
12. AC Electrical Characteristics for Flash Memory (F ₁ Selected)
12.1 AC Test Conditions. 22 12.2 Read Cycle 22
12.2 Read Cycle (F- $\overline{\text{WE}}$ / F ₁ - $\overline{\text{CE}}$ Controlled)
12.4 Block Erase, Full Chip Erase, (Page Buffer) Program Performance
12.5 Flash Memory AC Characteristics Timing Chart
12.6 Reset Operations
13. AC Electrical Characteristics for Flash Memory (F ₂ Selected) 30 13.1 AC Test Conditions 30
13.2 Read Cycle
13.3 Write Cycle (F- $\overline{\text{WE}}$ / F ₂ - $\overline{\text{CE}}$ Controlled)
13.4 Block Erase, Full Chip Erase, (Page Buffer) Program Performance
13.5 Flash Memory AC Characteristics Timing Chart
13.6 Reset Operations
14. AC Electrical Characteristic for Smartcombo RAM
14.1 AC Test Conditions. 38 14.2 Read Cycle 39
14.3 Write Cycle
14.4 Initialization
14.5 Sleep Mode Entry / Exit
14.6 Initialization 42 14.7 Mode Register Settings 44
14.8 Mode Register Settings Method
14.9 Cautions for Setting mode Register
14.10Smartcombo RAM AC Characteristics Timing Chart
15. Notes
16. Flash Memory Data Protection59
17. Design Considerations
18. Related Document Information. 60

SHARP

LRS1834 2

1. Description

The LRS1834 is a combination memory organized as 4,194,304 x16 bit flash memory, 2,097,152 x16 bit flash memory and 2,097,152 x16 bit Smartcombo RAM in one package.

Features

- Power supply 2.7V to 3.3V(Flash)
 - 2.7V to 3.1V(Smartcombo RAM)

- Operating temperature
- -30°C to +85°C
- Not designed or rated as radiation hardened
- 72pin CSP (LCSP072-P-0811) plastic package
- Flash memory has P-type bulk silicon, and Smartcombo RAM has P-type bulk silicon

Flash Memory

- F₁: 64M (x16) bit Flash Memory, F₂: 32M (x16) bit Flash Memory
- (Max.)
- Power supply current for each Chip (The current for F-V_{CC} pin and F-V_{PP} pin)

Read 26 mA (Max. $t_{CYCLE} = 200$ ns, CMOS Input)

Word write 61 mA (Max.) Block erase 31 mA (Max.)

(Max. F- \overline{RST} = GND \pm 0.2V, Reset Power-Down 50 µA

 $I_{OUT} (F-RY/\overline{BY}) = 0mA)$

(Max. F- \overline{CE} = F- \overline{RST} = F-V_{CC} ± 0.2V) Standby 50 μΑ

- Optimized Array Blocking Architecture for each Chip
 - (F₁ Selected) Eight 4K-word Parameter Blocks

One-hundred and twenty-seven 32K-word Main Blocks

Bottom Parameter Location

(F₂ Selected) Eight 4K-word Parameter Blocks

Sixty-Three 32K-word Main Blocks

Top Parameter Location

- Extended Cycling Capability

100,000 Block Erase Cycles $(F-V_{pp} = 1.65V \text{ to } 3.3V)$ $(F-V_{pp} = 11.7V \text{ to } 12.3V)$ 1,000 Block Erase Cycles and total 80 hours

- Enhanced Automated Suspend Options

Word Write Suspend to Read

Block Erase Suspend to Word Write

Block Erase Suspend to Read

Smartcombo RAM

- Access Time	• • • •	70 ns	(Max.)
- Cycle time	• • • •	70 ns	(Min.)

- Power Supply current

Operating current 50 mA $(Max. t_{RC}, t_{WC} = Min.)$

Standby current (Data retention current) $180 \mu A$ (Max.) Sleep Mode (Data non-retention current) $100 \mu A$ (Max.)

^{*} In the following pages, F₁, F₂ and F are defined as F₁: 64M (x16) bit Flash, F₂: 32M (x16) bit Flash, F: both Flashes in common.



2. Pin Configuration

LRS1834 3

INDEX (TOP View) 2 3 5 7 9 4 6 8 10 11 12 NC GND NC A20 **A**11 A13 DQ14 DQ15 DQ7 В DQ6 DQ4 \mathbf{C} DQ13 DQ5 F-A21 RY/BY (F-RST) DQ12 **GND** T2 (S-CE2 D T_1 (DQ11 DQ_{10} Е **A**19 T3 DQ2 DQ3 $(S-\overline{UB})$ $(S-\overline{OE})$ DQ9 S-LB F T4 DQ8 DQ0 DQ1 G (F-A17 S-CE1 **A**18 F-OE F1-CE Η GND

Note) From T₁ to T₄ pins are needed to be open. Two NC pins at the corner are connected. Do not float any GND pins. **SHARP**

Pin	Description	Type
A_0 to A_{16} , A_{18} to A_{20}	Address Inputs (Common)	Input
F-A ₁₇	Address Inputs (Flash)	Input
F-A ₂₁	Address Inputs (Flash - F ₁ Selected)	Input
S-A ₁₇	Address Input (Smartcombo RAM)	Input
F ₁ - C E	Chip Enable Input (Flash - F ₁ Selected)	Input
F_2 - \overline{CE}	Chip Enable Input (Flash - F ₂ Selected)	Input
S- CE ₁	Chip Enable Input (Smartcombo RAM)	Input
S-CE ₂	Sleep State Input (Smartcombo RAM)	Input
F-WE	Write Enable Input (Flash)	Input
S-WE	Write Enable Input (Smartcombo RAM)	Input
F-OE	Output Enable Input (Flash)	Input
S- OE	Output Enable Input (Smartcombo RAM)	Input
S- LB	Smartcombo RAM Byte Enable Input (DQ ₀ to DQ ₇)	Input
S- UB	Smartcombo RAM Byte Enable Input (DQ ₈ to DQ ₁₅)	Input
F- RST	Reset Power Down Input (Flash) Block erase and Write : V_{IH} Read : V_{IH} Reset Power Down : V_{IL}	Input
F-WP	Write Protect Input (Flash) When $F-\overline{WP}$ is V_{IL} , locked-down blocks cannot be unlocked. Erase or program operation can be executed to the blocks which are not locked and locked-down. When $F-\overline{WP}$ is V_{IH} , lock-down is disabled.	Input
F-RY/BY	Ready/Busy Output (Flash) During an Erase or Write operation : V _{OL} Block Erase and Write Suspend : High-Z (High impedance)	Open Drain Output
DQ_0 to DQ_{15}	Data Inputs and Outputs (Common)	Input / Output
F-V _{CC}	Power Supply (Flash)	Power
S-V _{CC}	Power Supply (Smartcombo RAM)	Power
F-V _{PP}	$\begin{array}{c} \text{Monitoring Power Supply Voltage (Flash)} \\ \text{Block Erase and Write}: F-V_{PP} = V_{PPH} \\ \text{All Blocks Locked}: F-V_{PP} < V_{PPLK} \end{array}$	Input
GND	GND (Common)	Power
NC	Non Connection	-
T_1 to T_4	Test pins (Should be all open)	-



3. Truth Table

3.1 Bus Operation⁽¹⁾

Flash	Smart combo RAM	Notes	F- <u>CE</u> ⁽⁷⁾	F-RST	F-OE	F-WE	S-CE ₁	S-CE ₂	S-OE	s-WE	S-LB	S-UB	DQ ₀ to DQ ₁₅
Read		3,5,8			L								(9)
Output Disable	Standby	5,8	L	Н	Н	Н	Н	Н	X	X	2	ζ.	High - Z
Write		2,3,4,5,8				L	X	Н			Н	Н	D_{IN}
Read		3,5,8			L								(9)
Output Disable	Sleep	5,8	L	Н	Н	Н	X	L	X	X	2	Κ	High - Z
Write		2,3,4,5,8				L							D _{IN}
	Read	5,6							L	Н	(1		0)
Standby	Output Disable	5,6	Н	Н	X	X	L	Н	Н	Н	X	X	High - Z
	Write	5,6							Н	L		(1	0)
	Read	5,6							L	Н		(1	0)
Reset Power Down	Output Disable	5,6	X	L	X	X	L	Н	Н	Н	X	X	High - Z
	Write	5,6							Н	L		(1	0)
Standby		5	Н	Н			Н				2	Υ .	
Reset Power Down	Standby	5,6	X	L	X	X	X	Н	X	X	Н	Н	High - Z
Standby		5	Н	Н									
Reset Power Down	Sleep	5,6	X	L	X	X	X	L	X	X	2	ζ	High - Z

Notes:

- 1. $L = V_{IL}$, $H = V_{IH}$, X = H or L, High-Z = High impedance. Refer to the DC Characteristics.
- 2. Command writes involving block erase (page buffer) program are reliably executed when $F-V_{PP} = V_{PPH}$ and $F-V_{CC} = 2.7V$ to 3.3V.

Command writes involving full chip erase is reliably executed when $F-V_{PP} = V_{PPH}$ and $F-V_{CC} = 2.7V$ to 3.3V. Block erase, full chip erase, (page buffer) program with $F-V_{PP} < V_{PPH}$ (Min.) produce spurious results and should not be attempted.

- 3. Never hold $F-\overline{OE}$ low and $F-\overline{WE}$ low at the same timing.
- 4. Refer Section 5. Command Definitions for Flash Memory valid D_{IN} during a write operation.
- 5. F- $\overline{\text{WP}}$ set to V_{IL} or V_{IH} .
- 6. Electricity consumption of Flash Memory is lowest when $F-\overline{RST} = GND \pm 0.2V$.
- 7. Never hold F_1 - \overline{CE} low and F_2 - \overline{CE} low at the same timing.
- 8. Read Bus operation or Write Bus operation is not simultaneously operated to F₁ and F₂.

9. Flash Read Mode

7. Trash read frode							
Mode	Address	DQ_0 to DQ_{15}					
Read Array	X	D_{OUT}					
Read Identifier Codes	See 5.2	See 5.2					
Read Query	Refer to the Appendix	Refer to the Appendix					


10. S-UB, S-LB Control Mode

10. 5 02,5 22 001110111040											
S- LB	S-UB	DQ ₀ to DQ ₇	DQ ₈ to DQ ₁₅								
L	L	$\mathrm{D}_{\mathrm{OUT}}\!/\mathrm{D}_{\mathrm{IN}}$	$\mathrm{D}_{\mathrm{OUT}}\!/\mathrm{D}_{\mathrm{IN}}$								
L	Н	D _{OUT} /D _{IN}	High - Z								
Н	L	High - Z	D _{OUT} /D _{IN}								

3.2 Simultaneous Operation Modes Allowed with Four Planes $^{(1, 2, 3)}$

		THEN THE MODES ALLOWED IN THE OTHER PARTITION IS:										
IF ONE PARTITION IS:	Read Array	Read ID	Read Status	Read Query	Word Program	Page Buffer Program	Block Erase	Full Chip Erase	Program Suspend	Block Erase Suspend		
Read Array	X	X	X	X	X	X	X		X	X		
Read ID	X	X	X	X	X	X	X		X	X		
Read Status	X	X	X	X	X	X	X	X	X	X		
Read Query	X	X	X	X	X	X	X		X	X		
Word Program	X	X	X	X						X		
Page Buffer Program	X	X	X	X						X		
Block Erase	X	X	X	X								
Full Chip Erase			X									
Program Suspend	X	X	X	X						X		
Block Erase Suspend	X	X	X	X	X	X			X			

- 1. "X" denotes the operation available.
- Configurative Partition Dual Work Restrictions:
 Status register reflects partition state, not WSM (Write State Machine) state this allows a status register for each partition.
 Only one partition can be erased or programmed at a time no command queuing.
 Commands must be written to an address within the block targeted by that command.
- 3. This table shows operation which can be performed by only the selected chip, not during 2 chips of F_1 and F_2 .



LRS1834

5. Command Definitions for Flash Memory⁽¹¹⁾

5.1 Command Definitions

	Bus		F	irst Bus Cyc	le	Second Bus Cycle			
Command	Cycles Req'd	Notes	Oper ⁽¹⁾	Address ⁽²⁾	Data ⁽³⁾	Oper ⁽¹⁾	Address ⁽²⁾	Data ⁽³⁾	
Read Array	1	2	Write	PA	FFH				
Read Identifier Codes	≥ 2	2,3,4	Write	PA	90H	Read	IA	ID	
Read Query	≥ 2	2,3,4	Write	PA	98H	Read	QA	QD	
Read Status Register	2	2,3	Write	PA	70H	Read	PA	SRD	
Clear Status Register	1	2	Write	PA	50H				
Block Erase	2	2,3,5	Write	BA	20H	Write	BA	D0H	
Full Chip Erase	2	2,5,9	Write	X	30H	Write	X	D0H	
Program	2	2,3,5,6	Write	WA	40H or 10H	Write	WA	WD	
Page Buffer Program	≥ 4	2,3,5,7	Write	WA	E8H	Write	WA	N-1	
Block Erase and (Page Buffer) Program Suspend	1	2,8,9	Write	PA	В0Н				
Block Erase and (Page Buffer) Program Resume	1	2,8,9	Write	PA	D0H				
Set Block Lock Bit	2	2	Write	BA	60H	Write	BA	01H	
Clear Block Lock Bit	2	2,10	Write	BA	60H	Write	BA	D0H	
Set Block Lock-down Bit	2	2	Write	BA	60H	Write	BA	2FH	
Set Partition Configuration Register	2	2,3	Write	PCRC	60H	Write	PCRC	04H	

- 1. Bus operations are defined in 3.1 Bus Operation.
- 2. The address which is written at the first bus cycle should be the same as the address which is written at the second bus cycle.
 - X=Any valid address within the device.
 - PA=Address within the selected partition.
 - IA=Identifier codes address (See 5.2 Identifier Codes for Read Operation).
 - QA=Query codes address. Refer to the LH28F320BF, LH28F640BF, LH28F128BF series Appendix for details.
 - BA=Address within the block being erased, set/cleared block lock bit or set block lock-down bit.
 - WA=Address of memory location for the Program command or the first address for the Page Buffer Program command. PCRC=Partition configuration register code presented on the address A_0 - A_{15} .
- 3. ID=Data read from identifier codes (See 5.2 Identifier Codes for Read Operation).
 - QD=Data read from query database. Refer to the LH28F320BF, LH28F640BF, LH28F128BF series Appendix for details. SRD=Data read from status register. See 6. Status Register Definition for a description of the status register bits.
 - WD=Data to be programmed at location WA. Data is latched on the rising edge of F- $\overline{\text{WE}}$ or F- $\overline{\text{CE}}$ (whichever goes high first). N-1=N is the number of the words to be loaded into a page buffer.
- 4. Following the Read Identifier Codes command, read operations access manufacturer code, device code, block lock configuration code, partition configuration register code (See 5.2 Identifier Codes for Read Operation).

 The Read Query command is available for reading CFI (Common Flash Interface) information.
- 5. Block erase, full chip erase or (page buffer) program cannot be executed when the selected block is locked. Unlocked block can be erased or programmed when F-RST is V_{IH}.
- 6. Either 40H or 10H are recognized by the CUI (Command User Interface) as the program setup.
- 7. Following the third bus cycle, inputs the program sequential address and write data of "N" times. Finally, input the any valid address within the target partition to be programmed and the confirm command (D0H). Refer to the LH28F320BF, LH28F640BF, LH28F128BF series Appendix for details.



8.	If the program operation in one partition is suspended and the erase operation in other partition is also suspended, the suspended program operation should be resumed first, and then the suspended erase operation should be resumed next.
9.	Full chip erase operation can not be suspended.
10.	Following the Clear Block Lock Bit command, block which is not locked-down is unlocked when $F-\overline{WP}$ is V_{IL} . When $F-\overline{WP}$ is V_{IH} , lock-down bit is disabled and the selected block is unlocked regardless of lock-down configuration.
11.	Commands other than those shown above are reserved by SHARP for future device implementations and should not be used.

5.2 Identifier Codes for Read Operation (F₁ Selected)

	Code	Address $[A_{15}-A_0]^{(4)}$	Data [DQ ₁₅ -DQ ₀]	Notes
Manufacturer Code	Manufacturer Code	0000Н	00B0H	
Device Code	64M Bottom Parameter Device Code	0001H	00B1H	1
	Block is Unlocked		$DQ_0 = 0$	2
Block Lock Configuration	Block is Locked	Block Address	$DQ_0 = 1$	2
Code	Block is not Locked-Down	+ 2	$DQ_1 = 0$	2
	Block is Locked-Down		$DQ_1 = 1$	2
Device Configuration Code	Partition Configuration Register	0006Н	PCRC	3

Notes:

- 1. Bottom parameter device has its parameter blocks in the plane 0 (The lowest address).
- 2. DQ_{15} - DQ_2 is reserved for future implementation.
- 3. PCRC=Partition Configuration Register Code.
- 4. The address A₂₁-A₁₆ are shown in below table for reading the manufacturer, device, lock configuration, device configuration code.

The address to read the identifier codes is dependent on the partition which is selected when writing the Read Identifier Codes command (90H).

See Partition Configuration Register Definition (P.16) for the partition configuration register.

Identifier Codes for Read Operation on Partition Configuration (64M-bit device)

Partit	tion Configuration Re	gister	Address (64M-bit device)
PCR.10	PCR.9	PCR.8	$[A_{21}-A_{16}]$
0	0	0	00H
0	0	1	00H or 10H
0	1	0	00H or 20H
1	0	0	00H or 30H
0	1	1	00H or 10H or 20H
1	1	0	00H or 20H or 30H
1	0	1	00H or 10H or 30H
1	1	1	00H or 10H or 20H or 30H

5.3 Identifier Codes for Read Operation (F₂ Selected)

	Code	Address $[A_{15}-A_0]^{(4)}$	Data [DQ ₁₅ -DQ ₀]	Notes
Manufacturer Code	Manufacturer Code	0000Н	00B0H	
Device Code	32M Top Parameter Device Code	0001H	00B4H	1
	Block is Unlocked		$DQ_0 = 0$	2
Block Lock Configuration	Block is Locked	Block Address	$DQ_0 = 1$	2
Code	Block is not Locked-Down	+ 2	$DQ_1 = 0$	2
	Block is Locked-Down		$DQ_1 = 1$	2
Device Configuration Code	Partition Configuration Register	0006Н	PCRC	

Notes:

- 1. Top parameter device has its parameter blocks in the plane 3 (The highest address).
- 2. DQ_{15} - DQ_2 is reserved for future implementation.
- 3. The address A_{20} - A_{16} are shown in below table for reading the manufacturer, device, lock configuration, device configuration code.

The address to read the identifier codes is dependent on the partition which is selected when writing the Read Identifier Codes command (90H).

See Partition Configuration Register Definition (P.16) for the partition configuration register.

Identifier Codes for Read Operation on Partition Configuration (32M-bit device)

Partit	ion Configuration Re	gister	Address (32M-bit device)
PCR.10	PCR.9	PCR.8	$[A_{20}-A_{16}]$
0	0	0	00H
0	0	1	00H or 08H
0	1	0	00H or 10H
1	0	0	00H or 18H
0	1	1	00H or 08H or 10H
1	1	0	00H or 10H or 18H
1	0	1	00H or 08H or 18H
1	1	1	00H or 08H or 10H or 18H

5.4 Functions of Block Lock and Block Lock-Down

		(2)			
State	F-WP	DQ ₁ ⁽¹⁾	$DQ_0^{(1)}$	State Name	Erase/Program Allowed (2)
[000]	0	0	0	Unlocked	Yes
[001] ⁽³⁾	0	0	1	Locked	No
[011]	0	1	1	Locked-down	No
[100]	1	0	0	Unlocked	Yes
[101] ⁽³⁾	1	0	1	Locked	No
[110] ⁽⁴⁾	1	1	0	Lock-down Disable	Yes
[111]	1	1	1	Lock-down Disable	No

Notes:

- 1. $DQ_0 = 1$: a block is locked; $DQ_0 = 0$: a block is unlocked. $DQ_1 = 1$: a block is locked-down; $DQ_1 = 0$: a block is not locked-down.
- 2. Erase and program are general terms, respectively, to express: block erase, full chip erase and (page buffer) program operations.
- 3. At power-up or device reset, all blocks default to locked state and are not locked-down, that is, [001] (F- $\overline{\text{WP}} = 0$) or [101] (F- $\overline{\text{WP}} = 1$), regardless of the states before power-off or reset operation.
- 4. When $F-\overline{WP}$ is driven to V_{IL} in [110] state, the state changes to [011] and the blocks are automatically locked.

5.5 Block Locking State Transitions upon Command Write⁽⁴⁾

Current State				Result after Lock Command Written (Next State)			
State	F-WP	DQ ₁	DQ_0	Set Lock ⁽¹⁾	Clear Lock ⁽¹⁾	Set Lock-down ⁽¹⁾	
[000]	0	0	0	[001]	No Change	[011] ⁽²⁾	
[001]	0	0	1	No Change ⁽³⁾	[000]	[011]	
[011]	0	1	1	No Change	No Change	No Change	
[100]	1	0	0	[101]	No Change	[111] ⁽²⁾	
[101]	1	0	1	No Change	[100]	[111]	
[110]	1	1	0	[111]	No Change	[111] ⁽²⁾	
[111]	1	1	1	No Change	[110]	No Change	

- "Set Lock" means Set Block Lock Bit command, "Clear Lock" means Clear Block Lock Bit command and "Set Lock-down" means Set Block Lock-Down Bit command.
- 2. When the Set Block Lock-Down Bit command is written to the unlocked block ($DQ_0 = 0$), the corresponding block is locked-down and automatically locked at the same time.
- 3. "No Change" means that the state remains unchanged after the command written.
- 4. In this state transitions table, assumes that $F-\overline{WP}$ is not changed and fixed V_{IL} or V_{IH} .

5.6 Block Locking State Transitions upon F-WP Transition⁽⁴⁾

D : C()		Current State			Result after F-WP Transition (Next State)		
Previous State	State	F-WP	DQ ₁	DQ_0	$F-\overline{WP} = 0 \rightarrow 1^{(1)}$	$F-\overline{WP} = 1 \rightarrow 0^{(1)}$	
-	[000]	0	0	0	[100]	-	
-	[001]	0	0	1	[101]	-	
[110] ⁽²⁾	[011]	0	1	1	[110]	-	
Other than [110] ⁽²⁾	[011]	U	1	1	[111]	-	
-	[100]	1	0	0	-	[000]	
-	[101]	1	0	1	-	[001]	
-	[110]	1	1	0	-	[011] ⁽³⁾	
-	[111]	1	1	1	-	[011]	

- 1. "F- \overline{WP} = 0 \rightarrow 1" means that F- \overline{WP} is driven to V_{IH} and "F- \overline{WP} = 1 \rightarrow 0" means that F- \overline{WP} is driven to V_{IL} .
- 2. State transition from the current state [011] to the next state depends on the previous state.
- 3. When $F-\overline{WP}$ is driven to V_{IL} in [110] state, the state changes to [011] and the blocks are automatically locked.
- 4. In this state transitions table, assumes that lock configuration commands are not written in previous, current and next state.

6. Status Register Definition

Status Register Definition

R	R	R	R	R	R	R	R
15	14	13	12	11	10	9	8
WSMS	BESS	BEFCES	PBPS	VPPS	PBPSS	DPS	R
7	6	5	4	3	2	1	0

SR.15 - SR.8 = RESERVED FOR FUTURE ENHANCEMENTS (R)

SR.7 = WRITE STATE MACHINE STATUS (WSMS)

1 = Ready

0 = Busy

SR.6 = BLOCK ERASE SUSPEND STATUS (BESS)

1 = Block Erase Suspended

0 = Block Erase in Progress/Completed

SR.5 = BLOCK ERASE AND FULL CHIP ERASE STATUS (BEFCES)

1 = Error in Block Erase or Full Chip Erase

0 = Successful Block Erase or Full Chip Erase

SR.4 = (PAGE BUFFER) PROGRAM STATUS (PBPS)

1 = Error in (Page Buffer) Program

0 = Successful (Page Buffer) Program

 $SR.3 = F-V_{PP} STATUS (VPPS)$

 $1 = F-V_{PP}$ LOW Detect, Operation Abort

 $0 = F - V_{pp} OK$

SR.2 = (PAGE BUFFER) PROGRAM SUSPEND STATUS (PBPSS)

1 = (Page Buffer) Program Suspended

0 = (Page Buffer) Program in Progress/Completed

SR.1 = DEVICE PROTECT STATUS (DPS)

1 = Erase or Program Attempted on a Locked Block, Operation Abort

0 = Unlocked

SR.0 = RESERVED FOR FUTURE ENHANCEMENTS (R)

Notes:

Status Register indicates the status of the partition, not WSM (Write State Machine). Even if the SR.7 is "1", the WSM may be occupied by the other partition when the device is set to 2, 3 or 4 partitions configuration.

Check SR.7 or $F-RY/\overline{BY}$ to determine block erase, full chip erase, (page buffer) program completion. SR.6 - SR.1 are invalid while SR.7="0".

If both SR.5 and SR.4 are "1"s after a block erase, full chip erase, page buffer program, set/clear block lock bit, set block lock-down bit or set partition configuration register attempt, an improper command sequence was entered.

SR.3 does not provide a continuous indication of F-V_{PP} level. The WSM interrogates and indicates the F-V_{PP} level only after Block Erase, Full Chip Erase, (Page Buffer) Program command sequences. SR.3 is not guaranteed to report accurate feedback when F-V_{PP} \neq V_{PPH} or V_{PPLK}.

SR.1 does not provide a continuous indication of block lock bit. The WSM interrogates the block lock bit only after Block Erase, Full Chip Erase, (Page Buffer) Program command sequences. It informs the system, depending on the attempted operation, if the block lock bit is set. Reading the block lock configuration codes after writing the Read Identifier Codes command indicates block lock bit status.

SR.15 - SR.8 and SR.0 are reserved for future use and should be masked out when polling the status register.

	Extended Status Register Definition						
R	R	R	R	R	R	R	R
15	14	13	12	11	10	9	8
SMS	R	R	R	R	R	R	R
7	6	5	4	3	2	1	0

XSR.15-8 = RESERVED FOR FUTURE ENHANCEMENTS (R)

XSR.7 = STATE MACHINE STATUS (SMS)

1 = Page Buffer Program available

0 = Page Buffer Program not available

XSR.6-0 = RESERVED FOR FUTURE ENHANCEMENTS (R)

Notes:

After issue a Page Buffer Program command (E8H), XSR.7="1" indicates that the entered command is accepted. If XSR.7 is "0", the command is not accepted and a next Page Buffer Program command (E8H) should be issued again to check if page buffer is available or not.

XSR.15-8 and XSR.6-0 are reserved for future use and should be masked out when polling the extended status register.

LRS1834 16

	Partition Configuration Register Definition						
R	R	R	R	R	PC2	PC1	PC0
15	14	13	12	11	10	9	8
R	R	R	R	R	R	R	R
7	6	5	4	3	2	1	0

PCR.15-11 = RESERVED FOR FUTURE ENHANCEMENTS (R)

PCR.10-8 = PARTITION CONFIGURATION (PC2-0)

- 000 = No partitioning. Dual Work is not allowed.
- 001 = Plane 1-3 are merged into one partition. (default in a bottom parameter device)
- 010 = Plane 0-1 and Plane2-3 are merged into one partition respectively.
- 100 = Plane 0-2 are merged into one partition. (default in a top parameter device)
- 011 = Plane 2-3 are merged into one partition. There are three partitions in this configuration. Dual work operation is available between any two partitions.
- 110 = Plane 0-1 are merged into one partition. There are three partitions in this configuration. Dual work See the table below for more details. operation is available between any two partitions.
- 101 = Plane 1-2 are merged into one partition. There are three partitions in this configuration. Dual work operation is available between any two partitions.

111 = There are four partitions in this configuration. Each plane corresponds to each partition respectively. Dual work operation is available between any two partitions.

PCR.7-0 = RESERVED FOR FUTURE ENHANCEMENTS (R)

Notes:

After power-up or device reset, PCR10-8 (PC2-0) is set to "001" in a bottom parameter device and "100" in a top parameter device.

PCR.15-11 and PCR.7-0 are reserved for future use and should be masked out when polling the partition configuration register.

Partition Configuration

PC2 PC1 PC0	PARTITIONING FOR DUAL WORK	PC2 PC1 PC0 PARTITIONING FOR DUAL WORK	
0 0 0	PLANE3 PLANE1 PLANE1 PLANE0	PARTITION2 PARTITION PARTITION 0 1 1 BLANE DIAMETER PARTITION PARTITION PARTITION PARTIT	DN0
0 0 1	ONOITITRAG INOITITRAG BLANE	PARTITION2 PARTITION1 PARTITION0 1 1 0 E3 E4	
0 1 0	DRANE3 BLANE PLANE BLANE B	PARTITION2 PARTITION PARTITION 1 0 1 PARTITION PARTITION 1 0 1 PARTITION PARTITION 1 0 1	10
1 0 0	PARTITION 1 PARTIT	PARTITION3 PARTITION2 PARTITION PARTITION 1 1 1 1 E3 E4	DN0



- 7. Memory Map for Flash Memory
- 7.1 Memory Map F_1 Selected (F_1 - \overline{CE} = "L", F_2 - \overline{CE} = "H")

Bottom Parameter

BLOCK NUMBER ADDRESS RANGE

	יבכ	JCIK I TOMBLIK	ADDICESS IC
	134	32K-WORD	3F8000H - 3FFFFFH
	133	32K-WORD	3F0000H - 3F7FFFH
	132	32K-WORD	3E8000H - 3EFFFFH
	131	32K-WORD	3E0000H - 3E7FFFH
	130	32K-WORD	3D8000H - 3DFFFFH
	129	32K-WORD	3D0000H - 3D7FFFH
	128	32K-WORD	3C8000H - 3CFFFFH
	127	32K-WORD	3C0000H - 3C7FFFH
<u></u>	126	32K-WORD	3B8000H - 3BFFFFH
芦	125	32K-WORD	3B0000H - 3B7FFFH
7	124	32K-WORD	3A8000H - 3AFFFFH
PLANE3 (UNIFORM PLANE)	123	32K-WORD	3A0000H - 3A7FFFH
凸	122	32K-WORD	398000H - 39FFFFH
ĮΣ	121	32K-WORD	390000H - 397FFFH
🛎	120	32K-WORD	388000H - 38FFFFH
ĮΩ	119	32K-WORD	380000H - 387FFFH
IË	118	32K-WORD	378000H - 37FFFFH
	117	32K-WORD	370000H - 377FFFH
<u>つ</u>	116	32K-WORD	368000H - 36FFFFH
$\tilde{\omega}$	115	32K-WORD	360000H - 367FFFH
門	114	32K-WORD	358000H - 35FFFFH
🗇	113	32K-WORD	350000H - 357FFFH
	112	32K-WORD	348000H - 34FFFFH
Ы	111	32K-WORD	340000H - 347FFFH
	110	32K-WORD	338000H - 33FFFFH
	109	32K-WORD	330000H - 337FFFH
	108	32K-WORD	328000H - 32FFFFH
	107	32K-WORD	320000H - 327FFFH
	106	32K-WORD	318000H - 31FFFFH
	105	32K-WORD	310000H - 317FFFH
	104	32K-WORD	308000H - 30FFFFH
	103	32K-WORD	300000H - 307FFFH

	102	32K-WORD	2F8000H - 2FFFFFH
	101	32K-WORD	2F0000H - 2F7FFFH
	100	32K-WORD	2E8000H - 2EFFFFH
	99	32K-WORD	2E0000H - 2E7FFFH
	98	32K-WORD	2D8000H - 2DFFFFH
	97	32K-WORD	2D0000H - 2D7FFFH
	96	32K-WORD	2C8000H - 2CFFFFH
	95	32K-WORD	2C0000H - 2C7FFFH
_ ا	94	32K-WORD	2B8000H - 2BFFFFH
[H]	93	32K-WORD	2B0000H - 2B7FFFH
	92	32K-WORD	2A8000H - 2AFFFFH
إح	91	32K-WORD	2A0000H - 2A7FFFH
Ы	90	32K-WORD	298000H - 29FFFFH
$\overline{}$	89	32K-WORD	290000H - 297FFFH
I≅.	88	32K-WORD	288000H - 28FFFFH
15	87	32K-WORD	280000H - 287FFFH
lĔ.	86	32K-WORD	278000H - 27FFFFH
١z	85	32K-WORD	270000H - 277FFFH
PLANE2 (UNIFORM PLANE	84	32K-WORD	268000H - 26FFFFH
1	83	32K-WORD	260000H - 267FFFH
邑	82	32K-WORD	258000H - 25FFFFH
z	81	32K-WORD	250000H - 257FFFH
ĮΨ	80	32K-WORD	248000H - 24FFFFH
Ы	79	32K-WORD	240000H - 247FFFH
_	78	32K-WORD	238000H - 23FFFFH
	77	32K-WORD	230000H - 237FFFH
	76	32K-WORD	228000H - 22FFFFH
	75	32K-WORD	220000H - 227FFFH
	74	32K-WORD	218000H - 21FFFFH
	73	32K-WORD	210000H - 217FFFH
	72	32K-WORD	208000H - 20FFFFH
	71	32K-WORD	200000H - 207FFFH

BLOCK NUMBER ADDRESS RANGE

	70	32K-WORD	1F8000H - 1FFFFFH
	69	32K-WORD	1F0000H - 1F7FFFH
	68	32K-WORD	1E8000H - 1EFFFFH
	67	32K-WORD	1E0000H - 1E7FFFH
	66	32K-WORD	1D8000H - 1DFFFFH
	65	32K-WORD	1D0000H - 1D7FFFH
	64	32K-WORD	1C8000H - 1CFFFFH
	63	32K-WORD	1C0000H - 1C7FFFH
Ξ	62	32K-WORD	1B8000H - 1BFFFFH
Z	61	32K-WORD	1B0000H - 1B7FFFH
Ą	60	32K-WORD	1A8000H - 1AFFFFH
17.	59	32K-WORD	1A0000H - 1A7FFFH
1	58	32K-WORD	198000H - 19FFFFH
PLANE1 (UNIFORM PLANE)	57	32K-WORD	190000H - 197FFFH
ΙΉ	56	32K-WORD	188000H - 18FFFFH
F(55	32K-WORD	180000H - 187FFFH
F	54	32K-WORD	178000H - 17FFFFH
15	53	32K-WORD	170000H - 177FFFH
	52	32K-WORD	168000H - 16FFFFH
[17]	51	32K-WORD	160000H - 167FFFH
ΙZ	50	32K-WORD	158000H - 15FFFFH
\forall	49	32K-WORD	150000H - 157FFFH
Ž	48	32K-WORD	148000H - 14FFFFH
1	47	32K-WORD	140000H - 147FFFH
	46	32K-WORD	138000H - 13FFFFH
	45	32K-WORD	130000H - 137FFFH
	44	32K-WORD	128000H - 12FFFFH
	43	32K-WORD	120000H - 127FFFH
	42	32K-WORD	118000H - 11FFFFH
	41	32K-WORD	110000H - 117FFFH
1	40	32K-WORD	108000H - 10FFFFH
1	39	32K-WORD	100000H - 107FFFH

	38	32K-WORD	0F8000H - 0FFFFFH
	37	32K-WORD	0F0000H - 0F7FFFH
	36	32K-WORD	0E8000H - 0EFFFFH
	35	32K-WORD	0E0000H - 0E7FFFH
	34	32K-WORD	0D8000H - 0DFFFFH
	33	32K-WORD	0D0000H - 0D7FFFH
	32	32K-WORD	0C8000H - 0CFFFFH
	31	32K-WORD	0C0000H - 0C7FFFH
	30	32K-WORD	0B8000H - 0BFFFFH
	29	32K-WORD	0B0000H - 0B7FFFH
\Box	28	32K-WORD	0A8000H - 0AFFFFH
鬥	27	32K-WORD	0A0000H - 0A7FFFH
	26	32K-WORD	098000H - 09FFFFH
[ב	25	32K-WORD	090000H - 097FFFH
Ъ	24	32K-WORD	088000H - 08FFFFH
24	23	32K-WORD	080000H - 087FFFH
PLANEO (PARAMETER PLANE	22	32K-WORD	078000H - 07FFFFH
	21	32K-WORD	070000H - 077FFFH
\exists	20	32K-WORD	068000H - 06FFFFH
F	19	32K-WORD	060000H - 067FFFH
~	18	32K-WORD	058000H - 05FFFFH
Į.	17	32K-WORD	050000H - 057FFFH
	16	32K-WORD	048000H - 04FFFFH
0	15	32K-WORD	040000H - 047FFFH
岁	14	32K-WORD	038000H - 03FFFFH
[7]	13	32K-WORD	030000H - 037FFFH
Γ.	12	32K-WORD	028000H - 02FFFFH
Ь	11	32K-WORD	020000H - 027FFFH
	10	32K-WORD	018000H - 01FFFFH
	9	32K-WORD	010000H - 017FFFH
	8	32K-WORD	008000H - 00FFFFH
	7	4K-WORD	007000H - 007FFFH
	6	4K-WORD	006000H - 006FFFH
	5	4K-WORD	005000H - 005FFFH
	4	4K-WORD	004000H - 004FFFH
	3	4K-WORD	003000H - 003FFFH
	2	4K-WORD	002000H - 002FFFH
	1	4K-WORD	001000H - 001FFFH
	0	4K-WORD	000000H - 000FFFH



7.2 Memory Map - F_2 Selected (F_1 - \overline{CE} = "H", F_2 - \overline{CE} = "L")

BLOCK NUMBER ADDRESS RANGE

70	4K-WORD	1FF000h - 1FFFFFh
69	4K-WORD	1FE000h - 1FEFFFh
68	4K-WORD	1FD000h - 1FDFFFh
67	4K-WORD	1FC000h - 1FCFFFh
66	4K-WORD	1FB000h - 1FBFFFh
65	4K-WORD	1FA000h - 1FAFFFh
64	4K-WORD	1F9000h - 1F9FFFh
63	4K-WORD	1F8000h - 1F8FFFh
62	32K-WORD	1F0000h - 1F7FFFh
61	32K-WORD	1E8000h - 1EFFFFh
60	32K-WORD	1E0000h - 1E7FFFh
59	32K-WORD	1D8000h - 1DFFFFh
58	32K-WORD	1D0000h - 1D7FFFh
57	32K-WORD	1C8000h - 1CFFFFh
56	32K-WORD	1C0000h - 1C7FFFh
55	32K-WORD	1B8000h - 1BFFFFh
54	32K-WORD	1B0000h - 1B7FFFh
53	32K-WORD	1A8000h - 1AFFFFh
52	32K-WORD	1A0000h - 1A7FFFh
51	32K-WORD	198000h - 19FFFFh
50	32K-WORD	190000h - 197FFFh
49	32K-WORD	188000h - 18FFFFh
48	32K-WORD	180000h - 187FFFh
	69 68 67 66 65 64 63 62 61 60 59 58 57 56 55 54 53 52 51	69 4K-WORD 68 4K-WORD 67 4K-WORD 66 4K-WORD 65 4K-WORD 65 4K-WORD 64 4K-WORD 63 4K-WORD 61 32K-WORD 60 32K-WORD 59 32K-WORD 57 32K-WORD 57 32K-WORD 56 32K-WORD 57 32K-WORD 58 32K-WORD 59 32K-WORD 50 32K-WORD 51 32K-WORD 52 32K-WORD 53 32K-WORD 54 32K-WORD 55 32K-WORD 56 32K-WORD 57 32K-WORD 58 32K-WORD 59 32K-WORD 50 32K-WORD 50 32K-WORD

	47	32K-WORD	178000h - 17FFFFh
	46	32K-WORD	170000h - 177FFFh
	45	32K-WORD	168000h - 16FFFFh
	44	32K-WORD	160000h - 167FFFh
NE	43	32K-WORD	158000h - 15FFFFh
L'A	42	32K-WORD	150000h - 157FFFh
PLANE2 (UNIFORM PLANE	41	32K-WORD	148000h - 14FFFFh
QR.	40	32K-WORD	140000h - 147FFFh
Ë	39	32K-WORD	138000h - 13FFFFh
$\frac{1}{2}$	38	32K-WORD	130000h - 137FFFh
NE	37	32K-WORD	128000h - 12FFFFh
LA	36	32K-WORD	120000h - 127FFFh
1	35	32K-WORD	118000h - 11FFFFh
	34	32K-WORD	110000h - 117FFFh
	33	32K-WORD	108000h - 10FFFFh
	32	32K-WORD	100000h - 107FFFh

Top Parameter

BLOCK NUMBER ADDRESS RANGE

31	32K-WORD	0F8000h - 0FFFFFh
30	32K-WORD	0F0000h - 0F7FFFh
29	32K-WORD	0E8000h - 0EFFFFh
28	32K-WORD	0E0000h - 0E7FFFh
27	32K-WORD	0D8000h - 0DFFFFh
26	32K-WORD	0D0000h - 0D7FFFh
25	32K-WORD	0C8000h - 0CFFFFh
24	32K-WORD	0C0000h - 0C7FFFh
23	32K-WORD	0B8000h - 0BFFFFh
22	32K-WORD	0B0000h - 0B7FFFh
21	32K-WORD	0A8000h - 0AFFFFh
20	32K-WORD	0A0000h - 0A7FFFh
19	32K-WORD	098000h - 09FFFFh
18	32K-WORD	090000h - 097FFFh
17	32K-WORD	088000h - 08FFFFh
16	32K-WORD	080000h - 087FFFh
	30 29 28 27 26 25 24 23 22 21 20 19	30 32K-WORD 29 32K-WORD 28 32K-WORD 27 32K-WORD 26 32K-WORD 25 32K-WORD 24 32K-WORD 23 32K-WORD 22 32K-WORD 21 32K-WORD 20 32K-WORD 19 32K-WORD 18 32K-WORD 17 32K-WORD

	15	32K-WORD	078000h - 07FFFFh
	14	32K-WORD	070000h - 077FFFh
	13	32K-WORD	068000h - 06FFFFh
	12	32K-WORD	060000h - 067FFFh
NE	11	32K-WORD	058000h - 05FFFFh
γLΑ	10	32K-WORD	050000h - 057FFFh
M	9	32K-WORD	048000h - 04FFFFh
OR	8	32K-WORD	040000h - 047FFFh
E	7	32K-WORD	038000h - 03FFFFh
PLANE0 (UNIFORM PLANE)	6	32K-WORD	030000h - 037FFFh
NE(5	32K-WORD	028000h - 02FFFFh
LA	4	32K-WORD	020000h - 027FFFh
Д	3	32K-WORD	018000h - 01FFFFh
	2	32K-WORD	010000h - 017FFFh
	1	32K-WORD	008000h - 00FFFFh
	0	32K-WORD	000000h - 007FFFh

8. Absolute Maximum Ratings

Symbol	Parameter	Notes	Ratings	Unit
V_{CC}	Supply voltage	1,2	-0.2 to +3.9	V
V _{IN}	Input voltage	1,2,3,4	-0.5 to V_{CC} +0.4	V
T_{A}	Operating temperature		-30 to +85	°C
T_{STG}	Storage temperature		-55 to +125	°C
F-V _{PP}	F-V _{PP} voltage	1,3	-0.2 to +12.6	V

Notes:

- 1. The maximum applicable voltage on any pins with respect to GND.
- 2. Except F-V_{PP}.
- 3. -1.0V undershoot is allowed when the pulse width is less than 5 nsec.
- 4. V_{IN} should not be over V_{CC} +0.4V.

9. Recommended DC Operating Conditions

 $(T_A = -30^{\circ}C \text{ to } +85^{\circ}C)$

Symbol	Parameter	Notes	Min.	Тур.	Max.	Unit
F-V _{CC}	Supply Voltage		2.7	3.0	3.3	V
S-V _{CC}	Supply Voltage		2.7		3.1	V
V _{PP}	F-V _{PP} Voltage (Write Operation)		1.65		3.3	V
v pp	F-V _{PP} Voltage (Read Operation)		0		3.3	V
V_{IH}	Input Voltage		VCC -0.4 ⁽²⁾		Vcc +0.3 ⁽¹⁾	V
V _{IL}	Input Voltage		-0.3		0.4	V

Notes:

- 1. V_{CC} is the lower of F-V_{CC} or S-V_{CC}.
- 2. V_{CC} is the higher of F-V_{CC} or S-V_{CC}.

10. Pin Capacitance⁽¹⁾

 $(T_A = 25^{\circ}C, f = 1MHz)$

Symbol	Parameter	Notes	Min.	Тур.	Max.	Unit	Condition
C_{IN}	Input capacitance				20	pF	$V_{IN} = 0V$
C _{I/O}	I/O capacitance				30	pF	$V_{I/O} = 0V$

Note:

1. Sampled but not 100% tested.

11. DC Electrical Characteristics^(1, 12)

DC Electrical Characteristics

(T_A = -30°C to +85°C, F-V $_{CC}$ = 2.7V to 3.3V, S-V $_{CC}$ = 2.7V to 3.1V)

Symbol	Parameter	Notes	Min.	Тур.	Max.	Unit	Test Conditions
I_{LI}	Input Leakage Current				±2.5	μΑ	$V_{IN} = V_{CC}$ or GND
I_{LO}	Output Leakage Current				±2.5	μΑ	$V_{OUT} = V_{CC}$ or GND
I _{CCS}	F-V _{CC} Standby Current	2,14		8	40	μΑ	$F-V_{CC} = F-V_{CC} \text{ Max.},$ $F-\overline{CE} = F-\overline{RST} = F-V_{CC} \pm 0.2V,$ $F-\overline{WP} = F-V_{CC} \text{ or GND}$
I _{CCAS}	F-V _{CC} Automatic Power Savings Current	2,5,10		8	40	μΑ	$F-V_{CC} = F-V_{CC} \text{ Max.},$ $F-\overline{CE} = \text{GND} \pm 0.2V,$ $F-\overline{WP} = F-V_{CC} \text{ or GND}$
I_{CCD}	F-V _{CC} Reset Power-Down Current	2		8	40	μΑ	$F-\overline{RST} = GND \pm 0.2V$ $I_{OUT} (F-RY/\overline{BY}) = 0mA$
Lan	Average F-V _{CC} Read Current Normal Mode	2,10,13		16	26	mA	$F-V_{CC} = F-V_{CC} Max.,$ $F-\overline{CE} = V_{IL}, F-\overline{OE} = V_{IH}, f = 5MHz$
I _{CCR}	Average F-V _{CC} Read Current 8 Word Read Page Mode	2,10,13		6	11	mA	$I_{OUT} = 0$ mA
I_{CCW}	F-V _{CC} (Page Buffer) Program Current	2,6,11,13		21	61	mA	$F-V_{PP} = V_{PPH}$
I _{CCE}	F-V _{CC} Block Erase, Full Chip Erase Current	2,6,11,13		11	31	mA	$F-V_{PP} = V_{PPH}$
I _{CCWS} I _{CCES}	F-V _{CC} (Page Buffer) Program or Block Erase Suspend Current	2,3,13		10	200	μΑ	$F-\overline{CE} = V_{IH}$
I _{PPS} I _{PPR}	F-V _{PP} Standby or Read Current	2,7,13		4	10	μΑ	$F-V_{PP} \le F-V_{CC}$
I_{PPW}	F-V _{PP} (Page Buffer) Program Current	2,6,7,11,13		2	5	μΑ	$F-V_{PP} = V_{PPH}$
I _{PPE}	F-V _{PP} Block Erase, Full Chip Erase Current	2,6,7,11,13		2	5	μΑ	$F-V_{PP} = V_{PPH}$
I _{PPWS}	F-V _{PP} (Page Buffer) Program Suspend Current	2,7,13		2	5	μΑ	$F-V_{PP} = V_{PPH}$
I _{PPES}	F-V _{PP} Block Erase Suspend Current	2,7,13		2	5	μΑ	$F-V_{PP} = V_{PPH}$

DC Electrical Characteristics (Continue)

 $(T_A = -30$ °C to +85°C, F-V_{CC} = 2.7V to 3.3V, S-V_{CC} = 2.7V to 3.1V)

Symbol	Parameter	Notes	Min.	Typ.	Max.	Unit	Test Conditions
I_{SB}	S-V _{CC} Standby Current	8			180	•	$S-\overline{CE}_1$, $S-CE_2 \ge S-V_{CC} - 0.2V$
I _{SLP}	S-V _{CC} Sleep Mode Current	9			100	μΑ	$\begin{aligned} & \overline{S-CE}_1 \geq \overline{S-V}_{CC} - 0.2V \\ & \overline{S-CE}_2 \leq 0.2V \end{aligned}$
I_{CC1}	S-V _{CC} Operation Current				50	mA	$t_{CYCLE} = Min., I_{I/O} = 0mA$
V _{IL}	Input Low Voltage	6	-0.3		0.4	V	
V _{IH}	Input High Voltage	6	VCC -0.4		VCC +0.3	V	
V_{OL}	Output Low Voltage	6,14			$0.2V_{\rm CC}$	V	$I_{OL} = 0.5 \text{mA}$
V _{OH}	Output High Voltage	6	$0.8V_{CC}$			V	$I_{OH} = -0.5 \text{mA}$
V _{PPLK}	F-V _{PP} Lockout during Normal Operations	4,6,7			0.4	V	
V _{PPH}	F-V _{PP} during Block Erase, Full Chip Erase,(PageBuffer) Program	7	1.65	3	3.3	V	
V_{LKO}	F-V _{CC} Lockout Voltage		1.5			V	

- 1. V_{CC} includes both F-V_{CC} and S-V_{CC}.
- 2. All currents are in RMS unless otherwise noted. Typical values are the reference values at $V_{CC} = 3.0V$ and $T_A = +25$ °C unless V_{CC} is specified.
- 3. I_{CCWS} and I_{CCES} are specified with the device de-selected. If read or (page buffer) program while in block erase suspend mode, the device's current draw is the sum of I_{CCWS} or I_{CCES} and I_{CCR} or I_{CCW}, respectively.
- 4. Block erase, full chip erase, (page buffer) program are inhibited when F-V_{PP} ≤ V_{PPLK}, and not guaranteed outside the specified voltage.
- 5. The Automatic Power Savings (APS) feature automatically places the device in power save mode after read cycle completion. Standard address access timings (t_{AVOV}) provide new data when addresses are changed.
- 6. Sampled, not 100% tested.
- F-V_{PP} is not used for power supply pin. With F-V_{PP} ≤ V_{PPLK}, block erase, full chip erase, (page buffer) program cannot be executed and should not be attempted.
 - Applying $12V \pm 0.3V$ to F-V_{PP} provides fast erasing or fast programming mode. In this mode, F-V_{PP} is power supply pin and supplies the memory cell current for block erasing and (page buffer) programming. Use similar power supply trace widths and layout considerations given to the V_{CC} power bus.
 - Applying $12V \pm 0.3V$ to F-V_{PP} during erase/program can only be done for a maximum of 1000 cycles on each block. F-V_{PP} may be connected to $12V \pm 0.3V$ for a total of 80 hours maximum.
- 8. Memory cell data is held. (S-CE₂ = "Vih")
- 9. Memory cell data is not held. (S-CE₂ = "VIL")
- 10. Never hold F_1 - \overline{CE} low and F_2 - \overline{CE} low at the same timing.
- 11. F₁ and F₂ should not be operated at the same timing to Block erase, full chip erase, (page buffer) program.
- 12. The current value about Flash memory expresses the consumption current per one chip. The consumption current of the whole Flash memory becomes the value which added of F_1 and F_2 .
- 13. The operating current in dual work is the sum of the operating current (read, erase, program) in each plane.
- 14. Includes F-RY/BY.

12. AC Electrical Characteristics for Flash Memory (F₁ Selected)

12.1 AC Test Conditions

Input pulse level	0 V to 2.7 V
Input rise and fall time	5 ns
Input and Output timing Ref. level	1.35 V
Output load	$1\text{TTL} + \text{C}_{\text{L}} (50\text{pF})$

12.2 Read Cycle

 $(T_A = -30^{\circ}C \text{ to } +85^{\circ}C, F-V_{CC} = 2.7V \text{ to } 3.3V)$

Symbol	Parameter	Notes	Min.	Max.	Unit
t _{AVAV}	Read Cycle Time		70		ns
t _{AVQV}	Address to Output Delay			70	ns
t _{ELQV}	F_1 - \overline{CE} to Output Delay	2		70	ns
t _{APA}	Page Address Access Time			25	ns
t _{GLQV}	F-OE to Output Delay	2		20	ns
t _{PHQV}	F-RST High to Output Delay			150	ns
t_{EHQZ}, t_{GHQZ}	F_1 - \overline{CE} or F - \overline{OE} to Output in High-Z, Whichever Occurs First	1		20	ns
$t_{\rm ELQX}$	F_1 - \overline{CE} to Output in Low-Z	1	0		ns
t _{GLQX}	F-OE to Output in Low-Z	1	0		ns
t _{OH}	Output Hold from First Occurring Address, F_1 - \overline{CE} or F - \overline{OE} change	1	0		ns
t _{CHCL}	F_1 - \overline{CE} High to F_2 - \overline{CE} Going Low or F_2 - \overline{CE} High to F_1 - \overline{CE} Going Low	3	20		ns

- 1. Sampled, not 100% tested.
- 2. $F-\overline{OE}$ may be delayed up to $t_{ELQV}-t_{GLQV}$ after the falling edge of $F_1-\overline{CE}$ without impact to t_{ELQV}
- 3. When reading beyond the Flash chip boundary, t_{CHCL} is required from F_1 - \overline{CE} (or F_2 - \overline{CE}) going high to F_2 - \overline{CE} (or F_1 - \overline{CE}) going low.

12.3 Write Cycle $(F-\overline{WE} / F_1-\overline{CE} Controlled)^{(1,2,9)}$

 $(T_A = -30^{\circ}\text{C to } +85^{\circ}\text{C}, \text{ F-V}_{CC} = 2.7\text{V to } 3.3\text{V})$

Symbol	Parameter	Notes	Min.	Max.	Unit
t_{AVAV}	Write Cycle Time		70		ns
$t_{PHWL}(t_{PHEL})$	F- $\overline{\text{RST}}$ High Recovery to F- $\overline{\text{WE}}$ (F ₁ - $\overline{\text{CE}}$) Going Low	3	150		ns
$t_{\rm ELWL} (t_{\rm WLEL})$	F_1 - \overline{CE} (F- \overline{WE}) Setup to F- \overline{WE} (F ₁ - \overline{CE}) Going Low	4	0		ns
t _{WLWH} (t _{ELEH})	$F-\overline{WE}$ ($F_1-\overline{CE}$) Pulse Width	4	55		ns
t _{DVWH} (t _{DVEH})	Data Setup to F- $\overline{\text{WE}}$ (F ₁ - $\overline{\text{CE}}$) Going High	8	40		ns
t _{AVWH} (t _{AVEH})	Address Setup to F-WE (F ₁ -CE) Going High	8	55		ns
t _{WHEH} (t _{EHWH})	F_1 - \overline{CE} (F- \overline{WE}) Hold from F- \overline{WE} (F_1 - \overline{CE}) High		0		ns
$t_{WHDX} (t_{EHDX})$	Data Hold from $F-\overline{WE}$ ($F_1-\overline{CE}$) High		0		ns
$t_{WHAX} (t_{EHAX})$	Address Hold from F- $\overline{\text{WE}}$ (F ₁ - $\overline{\text{CE}}$) High		0		ns
$t_{WHWL} (t_{EHEL})$	$F-\overline{WE}$ ($F_1-\overline{CE}$) Pulse Width High	5	15		ns
$t_{SHWH} (t_{SHEH})$	F- $\overline{\text{WP}}$ High Setup to F- $\overline{\text{WE}}$ (F ₁ - $\overline{\text{CE}}$) Going High	3	0		ns
t _{VVWH} (t _{VVEH})	$F-V_{PP}$ Setup to $F-\overline{WE}$ ($F_1-\overline{CE}$) Going High	3	200		ns
$t_{WHGL} (t_{EHGL})$	Write Recovery before Read		30		ns
t _{QVSL}	F-WP High Hold from Valid SRD, F-RY/BY High-Z	3, 6	0		ns
t _{QVVL}	F-V _{PP} Hold from Valid SRD, F-RY/BY High-Z	3, 6	0		ns
t _{WHR0} (t _{EHR0})	F-WE (F ₁ -CE) High to SR.7 Going "0"	3, 7		t _{AVQV} +50	ns
t _{WHRL} (t _{EHRL})	$F-\overline{WE}$ (F ₁ - \overline{CE}) High to $F-RY/\overline{BY}$ Going Low	3		100	ns

- 1. The timing characteristics for reading the status register during block erase, full chip erase, (page buffer) program operations are the same as during read-only operations. See the AC Characteristics for read cycle.
- 2. A write operation can be initiated and terminated with either F_1 - \overline{CE} or F- \overline{WE} .
- 3. Sampled, not 100% tested.
- 4. Write pulse width (t_{WP}) is defined from the falling edge of F₁-\overline{CE} or F-\overline{WE} (whichever goes low last) to the rising edge of F₁-\overline{CE} or F-\overline{WE} (whichever goes high first). Hence, t_{WP}=t_{WLWH}=t_{ELEH}=t_{WLEH}=t_{ELWH}.
- 5. Write pulse width high (t_{WPH}) is defined from the rising edge of F_1 - \overline{CE} or F- \overline{WE} (whichever goes high first) to the falling edge of F_1 - \overline{CE} or F- \overline{WE} (whichever goes low last). Hence, t_{WPH} = t_{WHWL} = t_{EHEL} = t_{WHEL} = t_{EHWL} .
- 6. F-V_{PP} should be held at F-V_{PP}=V_{PPH} until determination of block erase, (page buffer) program success (SR.1/3/4/5=0) and held at F-V_{PP}=V_{PPH} until determination of full chip erase success (SR.1/3/5=0).
- 7. t_{WHR0} (t_{EHR0}) after the Read Query or Read Identifier Codes command= t_{AVOV} +100ns.
- 8. See 5.1 Command Definitions for valid address and data for block erase, full chip erase, (page buffer) program or lock bit configuration.
- 9. F₁ and F₂ should not be operated at the same timing to Block erase, full chip erase, (page buffer) program.

12.4 Block Erase, Full Chip Erase, (Page Buffer) Program Performance⁽³⁾


 $(T_A = -30^{\circ}\text{C to } +85^{\circ}\text{C}, \text{ F-V}_{CC} = 2.7\text{V to } 3.3\text{V})$


Symbol	Parameter	Notes Page Buffer Command		Notes Command (In System)			Unit
			is Used or not Used	Min.	Typ.(1)	Max. ⁽²⁾	
tuunn	4K-Word Parameter Block	2	Not Used		0.05	0.3	S
t_{WPB}	Program Time	2	Used		0.03	0.12	S
t	32K-Word Main Block	2	Not Used		0.38	2.4	S
t_{WMB}	Program Time	2	Used		0.24	1	S
t _{WHQV1} /	Word Drogram Time	2	Not Used		11	200	μs
$t_{\rm EHQV1}$	Word Program Time	2	Used		7	100	μs
t _{WHQV2} / t _{EHQV2}	4K-Word Parameter Block Erase Time	2	-		0.3	4	s
t _{WHQV3} / t _{EHQV3}	32K-Word Main Block Erase Time	2	-		0.6	5	S
	Full Chip Erase Time	2			80	700	S
t _{WHRH1} / t _{EHRH1}	(Page Buffer) Program Suspend Latency Time to Read	4	-		5	10	μs
t _{WHRH2} / t _{EHRH2}	Block Erase Suspend Latency Time to Read	4	-		5	20	μs
t _{ERES}	Latency Time from Block Erase Resume Command to Block Erase Suspend Command	5	-	500			μs


- 1. Typical values measured at F-V_{CC} =3.0V, F-V_{PP} =3.0V or 12V, and T_A =+25°C. Assumes corresponding lock bits are not set. Subject to change based on device characterization.
- 2. Excludes external system-level overhead.
- 3. Sampled, but not 100% tested.
- 4. A latency time is required from writing suspend command (F- \overline{WE} or F₁- \overline{CE} going high) until SR.7 going "1" or F-RY/ \overline{BY} going High-Z.
- 5. If the interval time from a Block Erase Resume command to a subsequent Block Erase Suspend command is shorter than t_{ERES} and its sequence is repeated, the block erase operation may not be finished.

12.5 Flash Memory AC Characteristics Timing Chart

AC Waveform for Single Asynchronous Read Operations from Status Register, Identifier Codes or Query Code







AC Waveform for Write Operations(F-WE / F1-CE Controlled) NOTE 2 NOTE 3 NOTE 4 NOTE 5 A_{21-0} (A) V_{IH} VALID ADDRESS VALID ADDRESS $t_{\rm AVWH} \left(t_{\rm AVEH} \right)$ $t_{\rm AVAV}$ t_{WHAX} (t_{EHAX}) **NOTES 5, 6** $t_{\rm WHEH}\,(t_{\rm EHWH})$ $t_{\mathrm{WHGL}}\left(t_{\mathrm{EHGL}}\right)$ NOTES 5, 6 $F-\overline{OE}(G) \bigvee_{V_{IL}} V_{IL}$ $t_{PHWL}\left(t_{PHEL}\right)$ $t_{\mathrm{WHWL}}(t_{\mathrm{EHEL}})$ $F-\overline{WE}(W) V_{IL}^{V_{IH}}$ $t_{\mathrm{WHQV1,2,3}}\left(t_{\mathrm{EHQV1,2,3}}\right)$ t_{WLWH} (t_{ELEH}) $t_{DVWH}(t_{DVEH})$ $t_{\mathrm{WHDX}} \left(t_{\mathrm{EHDX}} \right)$ $DQ_{15\text{-}0}(D/Q) \frac{V_{IH}}{V_{IL}}$ DATA IN DATA IN $t_{WHR0} (t_{EHR0})$ High-Z $t_{\mathrm{WHRL}}\left(t_{\mathrm{EHRL}}\right)$ $F-RY/\overline{BY}(R)$ ("1") (SR.7) $\overline{\text{F-RST}} \text{ (P)} \frac{\text{V}_{\text{IH}}}{\text{V}_{\text{IL}}}$ $t_{\rm SHWH} \, (t_{\rm SHEH})$ t_{QVSL} $F-\overline{WP}(S) \begin{array}{c} V_{IH} \\ V_{IL} \end{array}$ $t_{\rm VVWH} (t_{\rm VVEH})$ t_{QVVL} $F\text{-}V_{PP}(V) \ V_{PPLK}$ Notes: 1. F-VCC power-up and standby. 2. Write each first cycle command. 3. Write each second cycle command or valid address and data. 4. Automated erase or program delay. 5. Read status register data. 6. For read operation, F-OE and F₁-CE must be driven active, and F-WE de-asserted.

12.6 Reset Operations


$(T_{\Delta} :$	= -30°C to	+85°C,	$F-V_{CC}$	$= 2.7 \mathrm{V}$ to	3.3V)
-----------------	------------	--------	------------	-----------------------	-------

Symbol	Parameter	Notes	Min.	Max.	Unit
t _{PLPH}	F-RST Low to Reset during Read (F-RST should be low during power-up.)	1, 2, 3	100		ns
t _{PLRH}	F-RST Low to Reset during Erase or Program	1, 3, 4		22	μs
t _{VPH}	F-V _{CC} 2.7V to F-RST High	1, 3, 5	100		ns
t _{VHQV}	F-V _{CC} 2.7V to Output Delay	3		1	ms

Notes:

- 1. A reset time, t_{PHQV}, is required from the later of SR.7 (F-RY/BY) going "1" (High-Z) or F-RST going high until outputs are valid. See the AC Characteristics read cycle for t_{PHQV}.
- 2. t_{PLPH} is <100ns the device may still reset but this is not guaranteed.
- 3. Sampled, not 100% tested.
- 4. If F-RST asserted while a block erase, full chip erase or (page buffer) program operation is not executing, the reset will complete within 100ns.
- 5. When the device power-up, holding $F-\overline{RST}$ low minimum 100ns is required after $F-V_{CC}$ has been in predefined range and also has been in stable there.

AC Waveform for Reset Operation



13. AC Electrical Characteristics for Flash Memory (F₂ Selected)

13.1 AC Test Conditions

Input pulse level	0 V to 2.7 V
Input rise and fall time	5 ns
Input and Output timing Ref. level	1.35 V
Output load	$1TTL + C_L (50pF)$

13.2 Read Cycle

 $(T_A = -30^{\circ}C \text{ to } +85^{\circ}C, F-V_{CC} = 2.7V \text{ to } 3.3V)$

Symbol	Parameter	Notes	Min.	Max.	Unit
t _{AVAV}	Read Cycle Time		70		ns
t _{AVQV}	Address to Output Delay			70	ns
t _{ELQV}	F_2 - \overline{CE} to Output Delay	2		70	ns
t _{APA}	Page Address Access Time			25	ns
t _{GLQV}	F-OE to Output Delay	2		20	ns
t _{PHQV}	F-RST High to Output Delay			150	ns
t_{EHQZ}, t_{GHQZ}	F ₂ -\overline{\overline{CE}} or F-\overline{\overline{OE}} to Output in High-Z, Whichever Occurs First	1		20	ns
$t_{\rm ELQX}$	F_2 - \overline{CE} to Output in Low-Z	1	0		ns
t _{GLQX}	F-OE to Output in Low-Z	1	0		ns
t _{OH}	Output Hold from First Occurring Address, F ₂ -\overline{CE} or F-\overline{OE} change	1	0		ns
t _{CHCL}	F_1 - \overline{CE} High to F_2 - \overline{CE} Going Low or F_2 - \overline{CE} High to F_1 - \overline{CE} Going Low	3	20		ns

- 1. Sampled, not 100% tested.
- 2. $F-\overline{OE}$ may be delayed up to $t_{ELQV}-t_{GLQV}$ after the falling edge of $F_2-\overline{CE}$ without impact to t_{ELQV}
- 3. When reading beyond the Flash chip boundary, t_{CHCL} is required from F_1 - \overline{CE} (or F_2 - \overline{CE}) going high to F_2 - \overline{CE} (or F_1 - \overline{CE}) going low.

13.3 Write Cycle $(F-\overline{WE} / F_2-\overline{CE} \text{ Controlled})^{(1,2,9)}$

 $(T_A = -30^{\circ}\text{C to } +85^{\circ}\text{C}, \text{ F-V}_{CC} = 2.7\text{V to } 3.3\text{V})$

Symbol	Parameter	Notes	Min.	Max.	Unit
t_{AVAV}	Write Cycle Time		70		ns
t _{PHWL} (t _{PHEL})	F-RST High Recovery to F-WE (F ₂ -CE) Going Low	3	150		ns
$t_{\rm ELWL} (t_{\rm WLEL})$	F_2 - \overline{CE} (F- \overline{WE}) Setup to F- \overline{WE} (F ₂ - \overline{CE}) Going Low	4	0		ns
$t_{WLWH}(t_{ELEH})$	$F-\overline{WE}$ ($F_2-\overline{CE}$) Pulse Width	4	55		ns
$t_{DVWH}(t_{DVEH})$	Data Setup to F-WE (F ₂ -CE) Going High	8	40		ns
$t_{AVWH} (t_{AVEH})$	Address Setup to F- $\overline{\text{WE}}$ (F ₂ - $\overline{\text{CE}}$) Going High	8	55		ns
$t_{WHEH} (t_{EHWH})$	F_2 - \overline{CE} (F- \overline{WE}) Hold from F- \overline{WE} (F ₂ - \overline{CE}) High		0		ns
$t_{WHDX} (t_{EHDX})$	Data Hold from F-WE (F ₂ -CE) High		0		ns
$t_{WHAX} (t_{EHAX})$	Address Hold from F-WE (F ₂ -CE) High		0		ns
$t_{WHWL} (t_{EHEL})$	$F-\overline{WE}$ ($F_2-\overline{CE}$) Pulse Width High	5	15		ns
$t_{SHWH} (t_{SHEH})$	F - \overline{WP} High Setup to F - \overline{WE} (F_2 - \overline{CE}) Going High	3	0		ns
t _{VVWH} (t _{VVEH})	F-V _{PP} Setup to F-WE (F ₂ -CE) Going High	3	200		ns
$t_{WHGL} (t_{EHGL})$	Write Recovery before Read		30		ns
t _{QVSL}	F-WP High Hold from Valid SRD, F-RY/BY High-Z	3, 6	0		ns
t _{QVVL}	F-V _{PP} Hold from Valid SRD, F-RY/BY High-Z	3, 6	0		ns
$t_{WHR0} (t_{EHR0})$	$F-\overline{WE}$ (F ₂ - \overline{CE}) High to SR.7 Going "0"	3, 7		t _{AVQV} +40	ns
$t_{WHRL} (t_{EHRL})$	$F-\overline{WE}$ (F ₂ - \overline{CE}) High to $F-RY/\overline{BY}$ Going Low	3		100	ns

- 1. The timing characteristics for reading the status register during block erase, full chip erase, (page buffer) program operations are the same as during read-only operations. See the AC Characteristics for read cycle.
- 2. A write operation can be initiated and terminated with either F_2 - \overline{CE} or F- \overline{WE} .
- 3. Sampled, not 100% tested.
- 4. Write pulse width (t_{WP}) is defined from the falling edge of F₂- $\overline{\text{CE}}$ or F- $\overline{\text{WE}}$ (whichever goes low last) to the rising edge of F₂- $\overline{\text{CE}}$ or F- $\overline{\text{WE}}$ (whichever goes high first). Hence, t_{WP}=t_{WLWH}=t_{ELEH}=t_{WLEH}=t_{ELWH}.
- 5. Write pulse width high (t_{WPH}) is defined from the rising edge of F_2 - \overline{CE} or F- \overline{WE} (whichever goes high first) to the falling edge of F_2 - \overline{CE} or F- \overline{WE} (whichever goes low last). Hence, t_{WPH} = t_{WHWL} = t_{EHEL} = t_{WHEL} = t_{EHWL} .
- 6. F-V_{PP} should be held at F-V_{PP}=V_{PPH} until determination of block erase, (page buffer) program success (SR.1/3/4/5=0) and held at F-V_{PP}=V_{PPH} until determination of full chip erase success (SR.1/3/5=0).
- 7. t_{WHR0} (t_{EHR0}) after the Read Query or Read Identifier Codes command= t_{AVOV} +100ns.
- 8. See 5.1 Command Definitions for valid address and data for block erase, full chip erase, (page buffer) program or lock bit configuration.
- 9. F₁ and F₂ should not be operated at the same timing to Block erase, full chip erase, (page buffer) program.

13.4 Block Erase, Full Chip Erase, (Page Buffer) Program Performance⁽³⁾


 $(T_A = -30^{\circ}\text{C to } +85^{\circ}\text{C}, \text{ F-V}_{CC} = 2.7\text{V to } 3.3\text{V})$


Symbol	Parameter	Notes Page Buffer Command is Used or		F-V _{PP} =V _{PPH} (In System)		Unit	
			not Used	Min.	Typ.(1)	Max. ⁽²⁾	
t	4K-Word Parameter Block	2	Not Used		0.05	0.3	S
t_{WPB}	Program Time	2	Used		0.03	0.12	S
t	32K-Word Main Block	2	Not Used		0.38	2.4	S
t_{WMB}	Program Time	2	Used		0.24	1	S
t _{WHQV1} /	Word Program Time	2	Not Used		11	200	μs
t _{EHQV1}	I Word Program Time	2	Used		7	100	μs
t _{WHQV2} / t _{EHQV2}	4K-Word Parameter Block Erase Time	2	-		0.3	4	s
t _{WHQV3} / t _{EHQV3}	32K-Word Main Block Erase Time	2	-		0.6	5	S
	Full Chip Erase Time	2			40	350	S
t _{WHRH1} / t _{EHRH1}	(Page Buffer) Program Suspend Latency Time to Read	4	-		5	10	μs
t _{WHRH2} / t _{EHRH2}	Block Erase Suspend Latency Time to Read	4	-		5	20	μs
t _{ERES}	Latency Time from Block Erase Resume Command to Block Erase Suspend Command	5	-	500			μs


- 1. Typical values measured at F-V $_{CC}$ = 3.0V, F-V $_{PP}$ = 3.0V or 12V, and T_{A} = +25°C. Assumes corresponding lock bits are not set. Subject to change based on device characterization.
- 2. Excludes external system-level overhead.
- 3. Sampled, but not 100% tested.
- 4. A latency time is required from writing suspend command (F-WE or F₂-CE going high) until SR.7 going "1" or F-RY/BY going High-Z.
- 5. If the interval time from a Block Erase Resume command to a subsequent Block Erase Suspend command is shorter than t_{ERES} and its sequence is repeated, the block erase operation may not be finished.

13.5 Flash Memory AC Characteristics Timing Chart

AC Waveform for Single Asynchronous Read Operations from Status Register, Identifier Codes or Query Code







AC Waveform for Write Operations(F-WE / F2-CE Controlled) NOTE 2 NOTE 3 NOTE 4 NOTE 5 A_{20-0} (A) $v_{IL}^{V_{IH}}$ VALID ADDRESS VALID ADDRESS $t_{\rm AVWH} \left(t_{\rm AVEH} \right)$ $t_{\rm AVAV}$ t_{WHAX} (t_{EHAX}) F_2 - \overline{CE} (E) $V_{IL}^{V_{IH}}$ **NOTES 5, 6** $t_{\mathrm{WHEH}}\left(t_{\mathrm{EHWH}}\right)$ $t_{WHGL}\left(t_{EHGL}\right)$ NOTES 5, 6 $F-\overline{OE}(G) \stackrel{V_{IH}}{V_{IL}}$ $t_{PHWL}\left(t_{PHEL}\right)$ $t_{\mathrm{WHWL}}(t_{\mathrm{EHEL}})$ $F-\overline{WE}(W) V_{IL}^{V_{IH}}$ $t_{\mathrm{WHQV1,2,3}}\left(t_{\mathrm{EHQV1,2,3}}\right)$ t_{WLWH} (t_{ELEH}) $t_{DVWH}(t_{DVEH})$ $t_{\mathrm{WHDX}} \left(t_{\mathrm{EHDX}} \right)$ $DQ_{15\text{-}0}(D/Q) \frac{V_{IH}}{V_{IL}}$ DATA IN DATA IN $t_{WHR0} (t_{EHR0})$ $\frac{\text{High - Z}}{\text{F-RY/}\overline{\text{BY}}(\text{R})}$ $t_{\mathrm{WHRL}}\left(t_{\mathrm{EHRL}}\right)$ (SR.7) $F-\overline{RST}$ (P) V_{IL} $t_{SHWH}\left(t_{SHEH}\right)$ t_{QVSL} $F-\overline{WP}(S) \begin{array}{c} V_{IH} \\ V_{IL} \end{array}$ $t_{\rm VVWH} (t_{\rm VVEH})$ t_{QVVL} $F\text{-}V_{PP}(V) \ V_{PPLK}$ Notes: 1. F-VCC power-up and standby. 2. Write each first cycle command. 3. Write each second cycle command or valid address and data. 4. Automated erase or program delay. 5. Read status register data. 6. For read operation, F-OE and F₂-CE must be driven active, and F-WE de-asserted.

13.6 Reset Operations


$(T_A = -30^{\circ}C \text{ to } +85^{\circ}C, F-V_C)$	$_{\rm CC} = 2.7 \text{V to } 3.3 \text{V}$
--	---

Symbol	Parameter	Notes	Min.	Max.	Unit
t _{PLPH}	F-RST Low to Reset during Read (F-RST should be low during power-up.)		100		ns
t _{PLRH}	F-RST Low to Reset during Erase or Program	1, 3, 4		22	μs
t_{VPH}	t _{VPH} F-V _{CC} 2.7V to F-RST High		100		ns
t _{VHQV}	F-V _{CC} 2.7V to Output Delay	3		1	ms

Notes:

- 1. A reset time, t_{PHQV}, is required from the later of SR.7 (F-RY/BY) going "1" (High-Z) or F-RST going high until outputs are valid. See the AC Characteristics read cycle for t_{PHQV}.
- 2. t_{PLPH} is <100ns the device may still reset but this is not guaranteed.
- 3. Sampled, not 100% tested.
- 4. If F-RST asserted while a block erase, full chip erase or (page buffer) program operation is not executing, the reset will complete within 100ns.
- 5. When the device power-up, holding $F-\overline{RST}$ low minimum 100ns is required after $F-V_{CC}$ has been in predefined range and also has been in stable there.

AC Waveform for Reset Operation




14. AC Electrical Characteristic for Smartcombo RAM

14.1 AC Test Conditions

Input Pulse Level	0.2VCC to 0.8VCC
Input Rise and Fall Time	5 ns
Input and Output Timing Ref. Level	$1/2~{ m V_{CC}}$
Output Load	$1TTL + C_L (50pF)^{(1, 2)}$

- 1. Including scope and socket capacitance.
- 2. AC characteristics directed with the note should be measured with the output load shown in below.



14.2 Read Cycle

 $(T_A = -30^{\circ}C \text{ to } +85^{\circ}C, V_{CC} = 2.7V \text{ to } 3.1V)$

Symbol	Parameter	Notes	Min.	Max.	Unit
t _{RC}	Read Cycle Time		70		ns
t _{AA}	Address Access Time			70	ns
t _{ACE}	Chip Enable Access Time			70	ns
t _{OE}	Output Enable to Output Valid			45	ns
$t_{ m BE}$	Byte Enable Access Time			70	ns
t _{OH}	Output Hold from Address Change		5		ns
t _{CLZ}	S-\overline{\overline{CE}_1} Low to Output Active		10		ns
t _{OLZ}	S-OE Low to Output Active		5		ns
t _{BLZ}	S-UB or S-LB Low to Output Active		5		ns
t _{CHZ}	S-\overline{\overline{CE}_1} High to Output in High-Z			25	ns
t _{OHZ}	S-OE High to Output in High-Z			25	ns
t _{BHZ}	S-UB or S-LB High to Output in High-Z			25	ns
t _{ASO}	Address Setup to S-OE Low		0		ns
t _{OHAH}	S-OE High Level to Address Hold		-5		ns
t _{CHAH}	S-CE ₁ High Level to Address Hold		0		ns
t _{BHAH}	S-\overline{\ove	1	0		ns
t _{CLOL}	S- $\overline{\text{CE}}_1$ Low Level to S- $\overline{\text{OE}}$ Low Level	2	0	10,000	ns
t _{OLCH}	$\overline{S-OE}$ Low Level to $\overline{S-OE}_1$ High Level		45		ns
t _{CP}	S-\overline{\overline{CE}_1} High Level Pulse Width		10		ns
t _{BP}	S-\overline{IB}, S-\overline{UB} High Level Pulse Width		10		ns
t _{OP}	S-OE High Level Pulse Width	2	2	10,000	ns

- 1. t_{BHAH} is specified after both S- \overline{LB} and S- \overline{UB} are High.
- 2. t_{CLOL} and t_{OP} (Max.) are applied while S- \overline{CE}_1 is being hold at low level.

14.3 Write Cycle

 $(T_A = -30^{\circ}C \text{ to } +85^{\circ}C, V_{CC} = 2.7V \text{ to } 3.1V)$

Symbol	Parameter	Notes	Min.	Max.	Unit
t_{WC}	Write Cycle Time		70		ns
t_{CW}	Chip Enable to End of Write		55		ns
t_{AW}	Address Valid to End of Write		55		ns
t_{BW}	Byte Select Time		55		ns
t_{WP}	Write Pulse Width		50		ns
t_{WR}	Write Recovery Time		0		ns
t_{CP}	S- $\overline{\text{CE}}_1$ High Level Pulse Width		10		ns
t _{BP}	S-\overline{\overline{\text{LB}}}, S-\overline{\overline{\text{UB}}}\text{ High Level Pulse Width}		10		ns
t _{WHP}	S-WE High Pulse Width		10		ns
t_{AS}	Address Setup Time		0		ns
t _{OHAH}	S-OE High Level to Address Hold		-5		ns
t _{CHAH}	$\overline{\text{S-CE}}_1$ High Level to Address Hold		0		ns
t _{BHAH}	S-\overline{\ove	1	0		ns
$t_{\rm DW}$	Input Data Setup Time		30		ns
t _{DH}	Input Data Hold Time		0		ns
t _{OES}	S-OE High Level to S-WE Set	2	0	10,000	ns
t _{OEH}	S-WE High Level to S-OE Set	2	10	10,000	ns

- 1. t_{BHAH} is specified after both S- \overline{LB} and S- \overline{UB} are High.
- 2. t_{OES} and t_{OEH} (Max.) are applied while S- \overline{CE}_1 is being hold at low level.



14.4 Initialization

 $(T_A = -30^{\circ}\text{C to } + 85^{\circ}\text{C}, V_{CC} = 2.7\text{V to } 3.1\text{V})$

Symbol	Parameter	Notes	Min.	Max.	Unit
t_{VHMH}	Power Application to S-CE ₂ Low Level Hold		50		μs
t _{CHMH}	\overline{S} - \overline{CE}_1 High Level to S - \overline{CE}_2 High Level		10		ns
	Following Power Application S-CE $_2$ High Level Hold to S- $\overline{\text{CE}}_1$ Low Level		300		μs

14.5 Sleep Mode Entry / Exit

 $(T_A = -30^{\circ}C \text{ to } +85^{\circ}C, V_{CC} = 2.7V \text{ to } 3.1V)$


Symbol	Parameter	Notes	Min.	Max.	Unit
t _{CHML}	Sleep Mode Entry $S-\overline{CE}_1$ High Level to $S-\overline{CE}_2$ Low Level		0		ns
t _{MHCL}	Sleep Mode Exit to Normal Operation S-CE ₂ High Level to S- $\overline{\text{CE}}_1$ Low Level		200		μs

14.6 Initialization


Initialize the power application using the following sequence to stabilize internal circuits.

- (1) Following power application, make S-CE₂ high level after fixing S-CE₂ to low level for the period of t_{VHMH} . Make S- \overline{CE}_1 high level before making S-CE₂ high level.
- (2) $S-\overline{CE}_1$ and $S-CE_2$ are fixed to high level for the period of t_{MHCL} .

Normal operation is possible after the completion of initialization.



- 1. Make S-CE2 low level when starting the power supply.
- 2. t_{VHMH} is specified from when the power supply voltage reaches the prescribed minimum value (Vcc Min.).



14.7 Mode Register Settings

The sleep mode can be set using the mode register. Since the initial value of the mode register at power application is undefined, be sure to set the mode register after initialization at power application.

14.8 Mode Register Setting Method

The mode register setting mode can be entered by successively writing two specific data after two continuous reads of the highest address (1FFFFFH). The mode register setting is a continuous four-cycle operation (two read cycles and two write cycles).

Commands are written to the command register. The command register is used to latch the addresses and data required for executing commands, and it does not have an exclusive memory area.

For the timing chart and flow chart, refer to Mode Register Setting Timing Chart (P.55), Mode Register Setting Flow Chart (P.56).

Following table shows the commands and command sequences.

Command Sequence

Command Sequence	1st Bus Cycle (Read Cycle)		2nd Bus (Read C	•	3rd Bus (Write C	•	4th Bus Cycle (Write Cycle)		
	Address	Data	Address	Data	Address	Data	Address	Data	
Sleep Mode	1FFFFFH	-	1FFFFFH	-	1FFFFFH	00H	1FFFFFH	07H	

4th Bus Cycle (Write cycle)

DQ	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Mode Register Setting	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1

14.9 Cautions for Setting Mode Register

Since, for the mode register setting, the internal counter status is judged by toggling $S-\overline{CE}_1$ and $S-\overline{OE}$, toggle $S-\overline{CE}_1$ at every cycle during entry (read cycle twice, write cycle twice), and toggle $S-\overline{OE}$ like $S-\overline{CE}_1$ at the first and second read cycles.

If incorrect addresses or data are written, or if addresses or data are written in the incorrect order, the setting of the mode register are not performed correctly.


When the highest address (1FFFFFH) is read consecutively three or more times, the mode register setting entries are cancelled.

Once the sleep mode has been set in the mode register, these settings are retained until they are set again, while applying the power supply. However, the mode register setting will become undefined if the power is turned off, so set the mode register again after power application.

For the timing chart and flow chart, refer to Mode Register Setting Timing Chart (P.55), Mode Register Setting Flow Chart (P.56).

14.10 Smartcombo RAM AC Characteristics Timing Chart


Read Cycle Timing Chart 1 (S-\overline{CE}1 Controlled)



Note:

1. In read cycle, S-CE2 and S- $\overline{\text{WE}}$ should be fixed to high level.


Read Cycle Timing Chart 2 (S-\overline{OE} Controlled)



Note:

1. In read cycle, S-CE2 and S- $\overline{\text{WE}}$ should be fixed to high level.


Read Cycle Timing Chart 3 (S-\overline{CE}1 / S-\overline{OE} Controlled)



Note:

1. In read cycle, S-CE2 and S- $\overline{\text{WE}}$ should be fixed to high level.


Read Cycle Timing Chart 4 (Address Controlled)



Note:

1. In read cycle, S-CE2 and S-WE should be fixed to high level.


Read Cycle Timing Chart 5 (S-\overline{LB} / S-\overline{UB} Controlled)



Note:


1. In read cycle, S-CE2 and S-WE should be fixed to high level.

Write Cycle Timing Chart 1 (S-\overline{CE}1 Controlled)




- 1. During address transition, at least one of S- $\overline{\text{CE}}$ 1, S- $\overline{\text{WE}}$ or S- $\overline{\text{LB}}$, S- $\overline{\text{UB}}$ pins should be inactivated.
- 2. Do not input data to the DQ pins while they are in the output state.
- 3. In write cycle, S-CE2 and S- \overline{OE} should be fixed to high level.
- 4. Write operation is done during the overlap time of a low level S-\overline{CE}1, S-\overline{WE}, S-\overline{LB} and/or S-\overline{UB}.

Write Cycle Timing Chart 2 (S-WE Controlled)




- 1. During address transition, at least one of $S-\overline{CE}1$, $S-\overline{WE}$ or $S-\overline{LB}$, $S-\overline{UB}$ pins should be inactivated.
- 2. Do not input data to the DQ pins while they are in the output state.
- 3. In write cycle, S-CE2 and S- $\overline{\text{OE}}$ should be fixed to high level.
- 4. Write operation is done during the overlap time of a low level S-\overline{CE}1, S-\overline{WE}, S-\overline{LB} and/or S-\overline{UB}.

Write Cycle Timing Chart 3 (S-WE Controlled)




- 1. During address transition, at least one of S- $\overline{\text{CE}}$ 1, S- $\overline{\text{WE}}$ or S- $\overline{\text{LB}}$, S- $\overline{\text{UB}}$ pins should be inactivated.
- 2. Do not input data to the DQ pins while they are in the output state.
- 3. In write cycle, S-CE2 and S- $\overline{\text{OE}}$ should be fixed to high level.
- 4. Write operation is done during the overlap time of a low level S-\overline{CE}1, S-\overline{WE}, S-\overline{LB} and/or S-\overline{UB}.

Write Cycle Timing Chart 4 (S-\overline{LB} / S-\overline{UB} Controlled)





- 1. During address transition, at least one of S- $\overline{\text{CE}}$ 1, S- $\overline{\text{WE}}$ or S- $\overline{\text{LB}}$, S- $\overline{\text{UB}}$ pins should be inactivated.
- 2. Do not input data to the DQ pins while they are in the output state.
- 3. In write cycle, S-CE2 and S- \overline{OE} should be fixed to high level.
- 4. Write operation is done during the overlap time of a low level S-\overline{CE}1, S-\overline{WE}, S-\overline{LB} and/or S-\overline{UB}.


Write Cycle Timing Chart 5 (S-\overline{LB} / S-\overline{UB} Independent Controlled)



- 1. During address transition, at least one of S-\overline{CE}1, S-\overline{WE} or S-\overline{LB}, S-\overline{UB} pins should be inactivated.
- 2. Do not input data to the DQ pins while they are in the output state.
- 3. In write cycle, S-CE2 and S-\overline{OE} should be fixed to high level.
- 4. Write operation is done during the overlap time of a low level S-\overline{CE}1, S-\overline{WE}, S-\overline{LB} and/or S-\overline{UB}.







15. Notes

This product is a stacked CSP package that a 64M (x16) bit Flash Memory, a 32M (x16) bit Flash Memory and a 32M (x16) bit Smartcombo RAM are assembled into.

- Supply Power

Maximum difference (between F- V_{CC} and S- V_{CC}) of the voltage is less than 0.3V.

- Power Supply and Chip Enable of Flash Memory and Smartcombo RAM

Two or more chips among Flash memory (F_1, F_2) and Smartcombo RAM should not be active simultaneously.

If the two memories are active together, possibly they may not operate normally by interference noises or data collision on DQ bus.

Both $F-V_{CC}$ and $S-V_{CC}$ are needed to be applied by the recommended supply voltage at the same time except Smartcombo RAM standby mode.

- Power Up Sequence

When turning on Flash memory power supply, keep $F-\overline{RST}$ low. After $F-V_{CC}$ reaches over 2.7V, keep $F-\overline{RST}$ low for more than 100 nsec.

- Device Decoupling

This is a 3 chips stacked CSP package. When one of the chips is active, others are in standby mode. Therefor, these power supplies should be designed very carefully. A careful decoupling of power supplies is necessary between Smartcombo RAM and Flash Memory. Note peak current caused by transition of control signals $(F_{1,2}\overline{CE}, S\overline{CE}_1, S\overline{CE}_2)$.



16. Flash Memory Data Protection

Noises having a level exceeding the limit specified in the specification may be generated under specific operating conditions on some systems. Such noises, when induced onto F-WE signal or power supply, may be interpreted as false commands and causes undesired memory updating. To protect the data stored in the flash memory against unwanted writing, systems operating with the flash memory should have the following write protect designs, as appropriate:

- The below describes data protection method.
 - 1. Protection of data in each block
 - Any locked block by setting its block lock bit is protected against the data alternation. When F-WP is low, any locked-down block by setting its block lock-down bit is protected from lock status changes.
 By using this function, areas can be defined, for example, program area (locked blocks), and data area (unlocked blocks).
 - For detailed block locking scheme, see Chapter 5.Command Definitions for Flash Memory.
 - 2. Protection of data with F-V_{PP} control
 - When the level of F-V_{PP} is lower than V_{PPLK} (F-V_{PP} lockout voltage), write functions to all blocks are disabled. All blocks are locked and the data in the blocks are completely protected.
 - 3. Protection of data with F-RST
 - Especially during power transitions such as power-up and power-down, the flash memory enters reset mode by bringing F-RST to low, which inhibits write operation to all blocks.
 - For detailed description on F-RST control, see Chapter 12.6, 13.6 AC Electrical Characteristics for Flash Memory, Reset Operations.
- Protection against noises on F-WE signal

To prevent the recognition of false commands as write commands, system designer should consider the method for reducing noises on $F-\overline{WE}$ signal.

17. Design Considerations

SHARP

1. Power Supply Decoupling

To avoid a bad effect to the system by flash memory and Smartcombo RAM power switching characteristics, each device should have a $0.1\mu F$ ceramic capacitor connected between F-V_{CC} and GND, between F-V_{PP} and GND and between S-V_{CC} and GND.

Low inductance capacitors should be placed as close as possible to package leads.

2. F-V_{PP} Trace on Printed Circuit Boards

Updating the memory contents of flash memories that reside in the target system requires that the printed circuit board designer pay attention to the $F-V_{PP}$ Power Supply trace. Use similar trace widths and layout considerations given to the $F-V_{CC}$ power bus.

3. The Inhibition of Overwrite Operation

Please do not execute reprograming "0" for the bit which has already been programed "0". Overwrite operation may generate unerasable bit.

In case of reprograming "0" to the data which has been programed "1".

- Program "0" for the bit in which you want to change data from "1" to "0".
- Program "1" for the bit which has already been programed "0".

For example, changing data from "1011110110111101" to "1010110110111100" requires "11101111111111110" programing.

4. Power Supply

Block erase, full chip erase, (page buffer) program with an invalid $F-V_{PP}$ (See Chapter 11. DC Electrical Characteristics) produce spurious results and should not be attempted.


Device operations at invalid $F-V_{CC}$ voltage (See Chapter 11. DC Electrical Characteristics) produce spurious results and should not be attempted.

18. Related Document Information⁽¹⁾

Document No.	Document Name
FUM00701	LH28F320BF, LH28F640BF, LH28F128BF Series Appendix

Note:


1. International customers should contact their local SHARP or distribution sales offices.



A-1 RECOMMENDED OPERATING CONDITIONS

A-1.1 At Device Power-Up

AC timing illustrated in Figure A-1 is recommended for the supply voltages and the control signals at device power-up. If the timing in the figure is ignored, the device may not operate correctly.



*1 To prevent the unwanted writes, system designers should consider the design, which applies F-V_{CCW} (F-V_{PP}) to 0V during read operations and V_{CCWH1/2} (V_{PPH1/2}) during write or erase operations. See the application note AP-007-SW-E for details.

Figure A-1. AC Timing at Device Power-Up

For the AC specifications t_{VR} , t_R , t_F in the figure, refer to the next page. See the "AC Electrical Characteristics for Flash Memory" described in specifications for the supply voltage range, the operating temperature and the AC specifications not shown in the next page.



A-1.1.1 Rise and Fall Time

Symbol	Parameter		Min.	Max.	Unit
t_{VR}	F-V _{CC} Rise Time		0.5	30000	μs/V
t _R	Input Signal Rise Time	1, 2		1	μs/V
t _F	Input Signal Fall Time	1, 2		1	μs/V

NOTES:

- 1. Sampled, not 100% tested.
- 2. This specification is applied for not only the device power-up but also the normal operations.

A-1.2 Glitch Noises

Do not input the glitch noises which are below V_{IH} (Min.) or above V_{IL} (Max.) on address, data, reset, and control signals, as shown in Figure A-2 (b). The acceptable glitch noises are illustrated in Figure A-2 (a).




Figure A-2. Waveform for Glitch Noises

See the "DC Electrical Characteristics" described in specifications for V_{IH} (Min.) and V_{IL} (Max.).



iv

A-2 RELATED DOCUMENT INFORMATION⁽¹⁾

Document No.	Document Name				
AP-001-SD-E	Flash Memory Family Software Drivers				
AP-006-PT-E	Data Protection Method of SHARP Flash Memory				
AP-007-SW-E	RP#, V _{PP} Electric Potential Switching Circuit				

NOTE:

1. International customers should contact their local SHARP or distribution sales office.

B-1 POWER UP SEQUENCE OF Smartcombo RAM


When turning on Smartcombo RAM power supply, the following sequence is needed.


B-1.1 Sequence of Smartcombo RAM Power Supply

- (1) Supply power.
- (2) Keep S-CE₂ low longer than or equal to $50\mu s$. (See NOTES *1)
- (3) Keep S- $\overline{\text{CE}}_1$ and S-CE₂ high longer than or equal to 300 μ s. (See NOTES *2)
- (4) End of Initialization.

By executing above (1) to (4), the initialization of chip inside and the power occurred inside become stable.

<Example of the actual connection>





NOTES:

- *1) Connect System Reset signal to S-CE₂ and hold S-CE₂ low longer than or equal to 50µs.
- *2) By adding "300 μ s Wait Routine" (S- $\overline{\text{CE}}_1$ and S-CE₂ high) in the software, delay the first access to Smartcombo RAM longer than or equal to 300 μ s.

SPECIFICATIONS ARE SUBJECT TO CHANGE WITHOUT NOTICE.

Suggested applications (if any) are for standard use; See Important Restrictions for limitations on special applications. See Limited Warranty for SHARP's product warranty. The Limited Warranty is in lieu, and exclusive of, all other warranties, express or implied. ALL EXPRESS AND IMPLIED WARRANTIES, INCLUDING THE WARRANTIES OF MERCHANTABILITY, FITNESS FOR USE AND FITNESS FOR A PARTICULAR PURPOSE, ARE SPECIFICALLY EXCLUDED. In no event will SHARP be liable, or in any way responsible, for any incidental or consequential economic or property damage.



NORTH AMERICA

www.sharpsma.com

SHARP Microelectronics of the Americas 5700 NW Pacific Rim Blvd. Camas, WA 98607, U.S.A. Phone: (1) 360-834-2500 Fax: (1) 360-834-8903 Fast Info: (1) 800-833-9437

TAIWAN

SHARP Electronic Components (Taiwan) Corporation 8F-A, No. 16, Sec. 4, Nanking E. Rd. Taipei, Taiwan, Republic of China Phone: (886) 2-2577-7341 Fax: (886) 2-2577-7326/2-2577-7328

CHINA

SHARP Microelectronics of China (Shanghai) Co., Ltd. 28 Xin Jin Qiao Road King Tower 16F Pudong Shanghai, 201206 P.R. China Phone: (86) 21-5854-7710/21-5834-6056 Fax: (86) 21-5854-4340/21-5834-6057 **Head Office:**

No. 360, Bashen Road, Xin Development Bldg. 22 Waigaoqiao Free Trade Zone Shanghai 200131 P.R. China Email: smc@china.global.sharp.co.jp

EUROPE

SHARP Microelectronics Europe Division of Sharp Electronics (Europe) GmbH Sonninstrasse 3 20097 Hamburg, Germany Phone: (49) 40-2376-2286 Fax: (49) 40-2376-2232 www.sharpsme.com

SINGAPORE

SHARP Electronics (Singapore) PTE., Ltd. 438A, Alexandra Road, #05-01/02 Alexandra Technopark, Singapore 119967 Phone: (65) 271-3566 Fax: (65) 271-3855

HONG KONG

SHARP-ROXY (Hong Kong) Ltd. 3rd Business Division, 17/F, Admiralty Centre, Tower 1 18 Harcourt Road, Hong Kong Phone: (852) 28229311 Fax: (852) 28660779 www.sharp.com.hk

Shenzhen Representative Office:

Room 13B1, Tower C, Electronics Science & Technology Building Shen Nan Zhong Road Shenzhen, P.R. China Phone: (86) 755-3273731

Fax: (86) 755-3273735

JAPAN

SHARP Corporation Electronic Components & Devices 22-22 Nagaike-cho, Abeno-Ku Osaka 545-8522, Japan Phone: (81) 6-6621-1221 Fax: (81) 6117-725300/6117-725301 www.sharp-world.com

KOREA

SHARP Electronic Components (Korea) Corporation RM 501 Geosung B/D, 541 Dohwa-dong, Mapo-ku Seoul 121-701, Korea Phone: (82) 2-711-5813 ~ 8 Fax: (82) 2-711-5819