ADVANCED INFORMATION



LMC568 Low Power Phase-Locked Loop

General Description


The LMC568 is an amplitude-linear phase-locked loop consisting of a linear VCO, fully balanced phase detectors, and a carrier detect output. LMCMOSTM technology is employed for high performance with low power consumption.

The VCO has a linearized control range of $\pm 30\%$ to allow demodulation of FM and FSK signals. Carrier detect is indicated when the PLL is locked to an input signal greater than 26 mVrms. LMC568 applications include FM SCA and TV second audio program decoders, FSK data demodulators, and voice pagers.

Features

- Demodulates ± 15% deviation FM/FSK signals
- Carrier Detect Output with hysteresis
- Operation to 500 kHz input frequency
- Low THD—0.5% typ. for \pm 10% deviation
- 2V to 9V supply voltage range
- Low supply current drain

Typical Application (100 kHz input frequency, refer to notes pg. 3)



Order Number LMC568CM or LMC568CN See NS Package Number M08A or N08E TL/H/9135-1

Absolute Maximum Ratings

If Military/Aerospace specified devices are required, contact the National Semiconductor Sales Office/ Distributors for availability and specifications.

Operating Temperature Range (T_A) -25°C to +125°C
Storage Temperature Range -55°C to +150°C
Soldering Information
Dual-In-Line Package
Soldering (10 seconds) 260°C
Small Outline Package
Vapor Phase (60 seconds) 215°C
Infrared (15 seconds) 220°C


See AN-450 "Surface Mounting Methods and their Effect on Product Reliability" for other methods of soldering surface mount devices.

Electrical Characteristics

Test Circuit, T_A = 25°C, V_S = 5V, RtCt #2, Sw. 1 Pos. 0; and no input unless otherwise noted.

Symbol	Parameter	er Conditions		Min	Тур	Max	Units
14	Power Supply Current	RtCt #1, Quiescent or Activated	V _S = 2V		0.35		
			V _S = 5V		0.75	1.5	mAdc
			V _S = 9V		1.2	2.4	
V3	Input D.C. Bias				0		mVdc
R3	Input Resistance				40		kΩ
18	Output Leakage				1	100	nAdc
f ₀	Center Frequency F _{osc} ÷ 2	RtCt #2, Measure Oscillator Frequency and Divide by 2	V _S = 2V		98		kHz
			V _S = 5V	90	103	115	
			V _S = 9V		105		
Δf_0	Center Frequency Shift with Supply	$\frac{f_0 _{9V} - f_0 _{2V}}{7 f_0 _{5V}} \times 100$	-		1.0	2.0	%/V
V _{in}	Input Threshold	Set Input Frequency Equal to f ₀ Measured Above, Increase Input Level until Pin 8 Goes Low.	V _S = 2V	10	16	25	mVrms
			V _S = 5V	16	26	42	
			V _S = 9V		45		
ΔV _{in}	Input Hysteresis	Starting at Input Threshold, Decrease Input Level until Pin 8 Goes High.			1.5		mVrms
V8	Output 'Sat' Voltage	Input Level > Threshold Choose RL for Specified I8	18 = 2 mA		0.06	0.15	Vdc
			18 = 20 mA		0.7		
L.D.B.W.	Largest Detection Bandwidth	Measure F _{osc} with Sw. 1 in Pos. 0, 1, and 2; L.D.B.W. = $\frac{F_{osc} _{P2} - F_{osc} _{P1}}{F_{osc} _{P0}} \times 100$	V _S = 2V		30		%
			V _S = 5V	40	55		
			V _S = 9V		60		
ΔBW	Bandwidth Skew	L.D.B.W. = $\frac{F_{\text{osc}} _{P2} - F_{\text{osc}} _{P1}}{F_{\text{osc}} _{P0}} \times 100 \qquad \frac{V_{\text{S}} = 5V}{V_{\text{S}} = 9V}$ $\text{Skew} = \left(\frac{F_{\text{osc}} _{P2} + F_{\text{osc}} _{P1}}{2 F_{\text{osc}} _{P0}} - 1\right) \times 100$			1	±5	%
V _{out}	Recovered Audio	Typical Application Circuit Input = 100 mVrms, F = 100 kHz F _{mod} = 400 Hz, ±10 kHz Dev.	V _S = 2V	_	170		
			V _S = 5V		270	-	mVrms
			V _S = 9V		400		
THD	Total Harmonic Distortion	Typical Application Circuit as Above, Measure V _{out} Distortion.			0.5		%
<u>S + N</u> N	Signal to Noise Ratio	Typical Application Circuit Remove Modulation, Measure V_n $(S + N)/N = 20 \log (V_{out}/V_n)$.			65		dB
f _{max}	Highest Center Freq.	RtCt #3, Measure Oscillator Frequency and Divide by 2		700		kHz	

Test Circuit



RtCt	Rt	Ct
#1	100k	300 pF
#2	10k	300 pF
#3	5.1k	62 pF

TL/H/9135-3

Notes to Typical Application

SUPPLY DECOUPLING

The decoupling of supply pin 4 becomes more critical at high supply voltages with high operating frequencies, requiring C4 to be placed as close to possible to pin 4. Also, due to pin voltages tracking supply, a large C4 is necessary for low frequency PSRR.

OSCILLATOR TIMING COMPONENTS

function of Rt and Ct is given by:

must be set up to run at twice the frequency of the input signal. The components shown in the typical application are for $F_{\rm OSC}=200$ kHz (100 kHz input frequency). For operation at lower frequencies, increase the capacitor value; for higher frequencies proportionally reduce the resistor values. If low distortion is not a requirement, the series diode/resistor between pins 6 and 5 may be omitted. This will reduce VCO supply dependence and increase $V_{\rm Out}$ by approximately 2 dB with THD = 2% typical. The center frequency as a

The voltage-controlled oscillator (VCO) on the LMC568

$$F_{osc} \approx \frac{1}{1.4 \text{ Rt Ct}} Hz$$

To allow for I.C. and component value tolerences, the oscillator timing components will require a trim. This is generally accomplished by using a variable resistor as part of Rt, although Ct could also be padded. The amount of initial frequency variation due to the LMC568 itself is given in the electrical specifications; the total trim range must also accommodate the tolerances of Rt and Ct.

INPUT PIN

The input pin 3 is internally ground-referenced with a nominal 40 $\rm k\Omega$ resistor. Signals that are centered on 0V may be directly coupled to pin 3; however, any d.c. potential must be isolated via C3.

OUTPUT TAKEOFF

The output signal is taken off the loop filter at pin 2. Pin 2 is the combined output of the phase detector and control input of the VCO for the phase-locked loop (PLL). The nominal pin 2 source resistance is 80 k Ω , requiring the use of an external buffer transistor to drive nominal loads.

For small values of C2, the PLL will have a fast acquisition time and the pull-in range will be set by the built-in VCO frequency stops, which also determine the largest detection bandwidth (LDBW). Increasing C2 results in improved noise immunity at the expense of acquisition time, and the pull-in range will become narrower than the LDBW. However, the maximum hold-in range will always equal the LDBW. The 2 kHz de-emphasis pole shown may be modified or omitted as required by the application.

CARRIER DETECT

Pin 1 is the output of a negative-going amplitude detector which has a nominal 0 signal output of 7/9 $\rm V_s$. The output at pin 8 is an N-channel FET switch to ground which is activated when the PLL is locked and the input is of sufficient amplitude to cause pin 1 to fall below 2/3 $\rm V_s$. The carrier detect threshold is internally set to 26 mVrms typical on a 5V supply.

Capacitor C1 in conjunction with the nominal 40 k Ω pin 1 internal resistance forms the output filter. The size of C1 is a tradeoff between slew rate and carrier ripple at the output comparator. Optional resistor R_H increases the hysteresis in the pin 8 output for applications such as audio mute control. The minimum allowable value for R_H is 330 k Ω .

LMC568 Typical Performance Characteristics

