LM611 **Operational Amplifier and Adjustable Reference**

General Description

The LM611 consists of a single-supply op-amp and a programmable voltage reference in one space saving 8-pin package. The op-amp out-performs most single-supply opamps by providing higher speed and bandwidth along with low supply current. This device was specifically designed to lower cost and board space requirements in transducer. test, measurement and data acquisition systems.

Combining a stable voltage reference with a wide output swing op-amp makes the LM611 ideal for single supply transducers, signal conditioning and bridge driving where large common-mode-signals are common. The voltage reference consists of a reliable band-gap design that maintains low dynamic output impedance (1 Ω typical), excellent initial tolerance (0.6%), and the ability to be programmed from 1.2V to 6.3V via two external resistors. The voltage reference is very stable even when driving large capacitive loads, as are commonly encountered in CMOS data acquisition systems.

As a member of National's Super-BlockTM family, the LM611 is a space-saving monolithic alternative to a multichip solution, offering a high level of integration without sacrificing performance.

Features

OP AMP

■ Low operating current 300 µA (op amp) 4V to 36V ■ Wide supply voltage range ■ Wide common-mode range V^- to $(V^+ - 1.8V)$ Wide differential input voltage ±36V

Available in low cost 8-pin DIP

Available in plastic package rated for Military Temperature Range Operation

REFERENCE


■ Adjustable output voltage 1.2V to 6.3V ■ Tight initial tolerance available ±0.6% ■ Wide operating current range 17 μA to 20 mA ■ Reference floats above ground


■ Tolerant of load capacitance

Applications

- Transducer bridge driver
- Process and Mass Flow Control systems
- Power supply voltage monitor
- Buffered voltage references for A/D's

Connection Diagrams





TL/H/9221-2

Ordering Information

Reference	Temperature Range				NSC
Tolerance & V _{OS}			Package	Drawing	
±0.6% @ 80 ppm/°C max V _{OS} = 3.5 mV max	LM611AMN	LM611AIN	_	8-pin molded DIP	N08E
	LM611AMJ/883 (Note 12)	_	_	8-pin ceramic DIP	J08A
±2.0% @ 150 ppm/°C max V _{OS} = 5 mV max	LM611MN	LM611BIN	LM611CN	8-pin molded DIP	N08E
	_	LM611IM	LM611CM	14-pin Narrow Surface Mount	M14A

Absolute Maximum Ratings (Note 1)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Voltage on Any Pins Except V_{R}

 (referred to V⁻ pin)
 36V (Max)

 (Note 2)
 −0.3V (Min)

 Current through Any Input Pin and VA Pin
 ± 20 mA

Differential Input Voltage

Military and Industrial ±36V Commercial ±32V

Storage Temperature Range −65°C≤T_J≤+150°C

Maximum Junction Temperature 150°C

Thermal Resistance, Junction-to-Ambient (Note 3)

N Package 190°C/W
M Package 150°C/W
Soldering Information Soldering (10 seconds)

N Package 260°C
M Package 220°C

Operating Temperature Range

ESD Tolerance (Note 4)

LM611AI, LM611I, LM611BI -40° C≤T_J≤+85°C LM611AM, LM611M -55° C≤T_J≤+125°C LM611C 0° C≤T_J≤70°C

±1 kV

Electrical Characteristics

These specifications apply for $V^- = \text{GND} = 0\text{V}$, $V^+ = 5\text{V}$, $V_{\text{CM}} = V_{\text{OUT}} = 2.5\text{V}$, $I_{\text{R}} = 100~\mu\text{A}$, FEEDBACK pin shorted to GND, unless otherwise specified. Limits in standard typeface are for $T_{\text{J}} = 25^{\circ}\text{C}$; limits in **boldface type** apply over the **Operating Temperature Range**.

Symbol	Parameter	Conditions	Typical (Note 5)	LM611AM LM611AI Limits (Note 6)	LM611M LM611BI LM611I LM611C Limits (Note 6)	Units
ls	Total Supply Current	$R_{LOAD} = \infty$, 4V \leq V ⁺ , \leq 36V (32V for LM611C)	210 221	300 320	350 370	μΑ max μΑ max
٧s	Supply Voltage Range	4	2.2 2.9	2.8 3	2.8 3	V min V min
		7 () () () () () () () () () (46 43	36 36	32 32	V max V max
PERATIO	NAL AMPLIFIER					
V _{OS1}	V _{OS} Over Supply	$4V \le V^+ \le 36V$ ($4V \le V^+ \le 32V$ for LM611C)	1.5 2.0	3.5 6.0	5.0 7.0	mV max mV max
V _{OS2}	Vos Over V _{CM}	$V_{CM} = 0V \text{ through } V_{CM} = (V^+ - 1.8V), V^+ = 30V, V^- = 0V$	1.0 1.5	3.5 6.0	5.0 7.0	mV max mV max
V _{OS3} ΔT	Average VOS Drift	(Note 6)	15		2	μV/°C max
I _B	Input Bias Current	9	10 - 11	25 30	35 40	nA max nA max
los	Input Offset Current		0.2 0.3	4 5	4 5	nA max nA max
<u>l_{OS1}</u> ΔΤ	Average Offset Drift Current	9"	4			pA/°C
RIN	Input Resistance	Differential	1800	75.		MΩ
- 71		Common-Mode	3800			MΩ
CIN	Input Capacitance	Common-Mode	5.7		10.0	pF
en	Voltage Noise	f = 100 Hz, Input Referred	74	1	1 1 10	nV/√Hz
In ·	Current Noise	f = 100 Hz, Input Referred	58		2 11	fA/√Hz
CMRR	Common-Mode Rejection-Ratio	$V^+ = 30V$, $0V \le V_{CM} \le (V^+ - 1.8V)$ $CMRR = 20 log (\Delta V_{CM}/\Delta V_{OS})$	95 90	80 75	75 70	dB min dB min
PSRR	Power Supply Rejection-Ratio	$4V \le V^+ \le 30V$, $V_{CM} = V^+/2$, PSRR = $20 \log (\Delta V^+/\Delta V_{OS})$	110 100	80 75	75 70	dB min dB min
Av	Open Loop Voltage Gain	$R_L = 10 \text{ k}\Omega \text{ to GND, V}^+ = 30\text{V},$ $5\text{V} \le \text{V}_{\text{OUT}} \le 25\text{V}$	500 50	100 40	94 40	V/mV min
SR	Slew Rate	V+ = 30V (Note 7)	0.70 0.65	0.55 0.45	0.50 0.45	V/μs

Electrical Characteristics (Continued) These specifications apply for V $^-$ = GND = 0V, V $^+$ = 5V, V $_{CM}$ = V $_{OUT}$ = 2.5V, I $_{R}$ = 100 μ A, FEEDBACK pin shorted to GND, unless otherwise specified. Limits in standard typeface are for T $_{J}$ = 25°C; limits in **boldface type** apply over the **Operating Temperature Range.**

Symbol	Parameter	Conditions	Typical (Note 5)	LM611AM LM611AI Limits (Note 6)	LM611M LM611BI LM611I LM611C Limits (Note 6)	Units
OPERATIO	NAL AMPLIFIER (Contin	ued)				
GBW	Gain Bandwidth	C _L = 50 pF	0.80 0.50			MHz
V _{O1}	Output Voltage Swing High	$R_L = 10 \text{ k}\Omega \text{ to GND}$ V ⁺ = 36V (32V for LM611C)	V+ - 1.4 V+ - 1.6	V ⁺ - 1.7 V ⁺ - 1.9	V ⁺ - 1.8 V ⁺ - 1.9	V min V min
V _{O2}	Output Voltage Swing Low	$R_L = 10 \text{ k}\Omega \text{ to V}^+$ V ⁺ = 36V (32V for LM611C)	V- + 0.8	V- + 0.9 V- + 1.0	V- + 0.95 V- + 1.0	V max V max
lout	Output Source Current	$V_{OUT} = 2.5V, V_{+IN} = 0V, V_{-IN} = -0.3V$	25 15	20 13	16 13	mA min mA min
ISINK	Output Sink Current	$V_{OUT} = 1.6V, V_{+IN} = 0V,$ $V_{-IN} = 0.3V$	17 9	14 8	13 8	mA min mA min
SHORT	Short Circuit Current	V _{OUT} = 0V, V _{+IN} = 3V, V _{-IN} = 2V, Source	30 40	50 60	50 60	mA max mA max
		$V_{OUT} = 5V, V_{+IN} = 2V,$ $V_{-IN} = 3V, Sink$	30 32	60 80	70 90	mA max mA max
OLTAGE I	REFERENCE					
V _R	Reference Voltage	(Note 8)	1.244	1.2365 1.2515 (±0.6%)	1.2191 1.2689 (±2.0%)	V min V max
$\frac{\Delta V_{R}}{\Delta T}$	Average Temperature Drift	(Note 9)	10	80	150	PPM/°C max
$\frac{\Delta V_R}{\Delta T_J}$	Hysteresis	Hyst = (Vro' - Vro)/ΔΤ _J (Note 10)	3.2			μV/°C
$\frac{\Delta V_{R}}{\Delta I_{R}}$	V _R Change with Current	V _{R(100 μA)} - V _{R(17 μA)}	0.05 0.1	1 1.1	1 1.1	mV max
		V _{R(10 mA)} [—] V _{R(100 μA)} (Note 11)	1.5 2.0	5 5.5	5 5.5	mV max
R	Resistance	$\Delta V_{R(10 \rightarrow 0.1 \text{ mA})}/9.9 \text{ mA}$ $\Delta V_{R(100 \rightarrow 17 \mu A)}/83 \mu A$	0.2 0.6	0.56 13	0.56 13	Ω max Ω max
$\frac{\Delta V_{R}}{V_{RO}}$	V _R Change with High V _{RO}	V _{R(Vro} = v _{r)} - V _{R(Vro} = 6.3V) (5.06V between Anode and FEEDBACK)	2.5 2.8	7 10	7 10	mV max
$\frac{\Delta V_R}{\Delta V^+}$	V _R Change with V+ Change	$V_{R(V^+ = 5V)} - V_{R(V^+ = 36V)}$ (V ⁺ = 32V for LM611C)	0.1 0.1	1.2 1.3	1.2 1.3	mV max
		$V_{R(V^+ = 5V)} - V_{R(V^+ = 3V)}$	0.01 0.01	1 1.5	1 1.5	mV max
$\frac{\Delta V_{R}}{\Delta V_{ANODE}}$	V _R Change with V _{ANODE} Change	$V^{+} = V^{+} \text{ max, } \Delta V_{R} = V_{R}$ $(@ V_{ANODE} = V^{-} = GND) - V_{R}$ $(@ V_{ANODE} = V^{+} - 1.0V)$	0.7 3.3	1.5 3.0	1.6 3.0	mV max
l _{FB}	FEEDBACK Bias Current	I _{FB} ; V _{ANODE} ≤ V _{FB} ≤ 5.06V	22 29	35 40	50 55	nA max nA max
en	V _R Noise	10 Hz to 10,000 Hz, V _{RO} = V _R	30		-	μV _{RMS}

Electrical Characteristics (Continued)

Note 1: Absolute maximum ratings indicate limits beyond which damage to the component may occur. Electrical specifications do not apply when operating the device beyond its rated operating conditions.

Note 2: More accurately, it is excessive current flow, with resulting excess heating, that limits the voltages on all pins. When any pin is pulled a diode drop below V -, a parasitio NPN transistor turns ON. No latch-up will occur as long as the current through that pin remains below the Maximum Rating. Operation is undefined and unpredictable when any parasitic diode or transistor is conducting.

Note 3: Junction temperature may be calculated using $T_J = T_A + P_D \theta_{JA}$. The given thermal resistance is worst-case for packages in sockets in still air. For packages soldered to copper-clad board with dissipation from one op amp or reference output transistor, nominal θ_{JA} is 90°C/W for the N package amd 135°C/W for the N package are package.

Note 4: Human body model, 100 pF discharged through a 1.5 k Ω resistor.

Note 5: Typical values in standard typeface are for $T_J=25^{\circ}C$; values in boldface type apply for the full operating temperature range. These values represent the most likely parametric norm.

Note 6: All limits are guaranteed at room temperature (standard type face) or at operating temperature extremes (bold face type).

Note 7: Slew rate is measured with op amp in a voltage follower configuration. For rising slew rate, the input voltage is driven from 5V to 25V, and the output voltage transition is sampled at 10V and 20V. For falling slew rate, the input voltage is driven from 25V to 5V, and output voltage transition is sampled at 20V and 10V.

Note 8: V_R is the cathode-feedback voltage, nominally 1.244V.


Note 9: Average reference drift is calculated from the measurement of the reference voltage at 25°C and at the temperature extremes. The drift, in ppm/°C, is $10^6\Delta V_R/(V_{R[2S^*C]}\Delta T_J)$, where ΔV_R is the lowest value subtracted from the highest, $V_{R[2S^*C]}$ is the value at 25°C, and ΔT_J is the temperature range. This parameter is quaranteed by design and sample testing.

Note 10: Hysteresis is the change in V_R caused by a change in T_J, after the reference has been "dehysterized". To dehysterize the reference; that is minimize the hysteresis to the typical value, its junction temperature should be cycled in the following pattern, spiraling in toward 25°C: 25°C, 65°C, -40°C, 70°C, 0°C, 25°C.


Note 11: Low contact resistance is required for accurate measurement.

Note 12: Military RETS 611AMX electrical test specification is available on request. The LM611AMJ/883 can also be procured as a Standard Military Drawing.

Simplified Schematic Diagrams




TL/H/9221-3




Typical Performance Characteristics (Reference)


 $T_{,l} = 25^{\circ}C$, FEEDBACK pin shorted to $V^{-} = 0V$, unless otherwise noted





Typical Performance Characteristics (Reference) (Continued)


 $T_J = 25^{\circ}C$, FEEDBACK pin shorted to $V^- = 0V$, unless otherwise noted...















TL/H/9221-7


Typical Performance Characteristics (Op Amps) V+ = 5V, V- = GND = 0V, V_{CM} = V+/2, V_{OUT} = V+/2, T_J = 25°C, unless otherwise noted
















Typical Performance Characteristics (Op Amps) (Continued)


 $V^+ = 5V$, $V^- = GND = 0V$, $V_{CM} = V^+/2$, $V_{OUT} = V^+/2$, $T_J = 25^{\circ}C$, unless otherwise noted




Output Sink Current vs Output Voltage




Output Swing, Large Signal




Output Impedance vs Frequency and Gain



Small Signal Pulse Response vs Temp.




Small-Signal Pulse Response vs Load




TL/H/9221-9


Op Amp Voltage Noise vs Frequency




Op Amp Current Noise




Small-Signal Voltage Gain vs Frequency and Temperature




Small-Signal Voltage Gain vs Frequency and Load










Common-Mode Input





Typical Performance Characteristics (Op Amps) (Continued) $V^+=5V$, V^- Q GND = 0V, $V_{CM}=V^+/2$, $V_{OUT}=V^+/2$, $V_{J}=25^{\circ}$ C, unless otherwise noted

















TL/H/9221-11


Typical Performance Distributions











Typical Performance Distributions (Continued)















TL/H/9221-13

Application Information

VOLTAGE REFERENCE

Reference Biasing

The voltage reference is of a shunt regulator topology that models as a simple zener diode. With current I_r flowing in the 'forward' direction there is the familiar diode transfer function. I_r flowing in the reverse direction forces the reference voltage to be developed from cathode to anode. The applied voltage to the cathode may range from a diode drop below V $^-$ to the reference voltage or to the avalanche voltage of the parallel protection diode, nominally 7V. A 6.3V reference with V $^+$ = 3V is allowed.




TL/H/9221-14

FIGURE 1. Voltages Associated with Reference (Current Source I_r is External)

The reference equivalent circuit reveals how V_r is held at the constant 1.2V by feedback, and how the FEEDBACK pin passes little current.

To generate the required reverse current, typically a resistor is connected from a supply voltage higher than the refer-

ence voltage. Varying that voltage, and so varying I₁, has small effect with the equivalent series resistance of less than an ohm at the higher currents. Alternatively, an active current source, such as the LM134 series, may generate I₁.



TL/H/9221-15

FIGURE 2. Reference Equivalent Circuit



FIGURE 3. 1.2V Reference

Application Information (Continued)

Capacitors in parallel with the reference are allowed. See the Reference AC Stability Range curve for capacitance values—from 20 µA to 3 mA any capacitor value is stable. With the reference's wide stability range with resistive and capacitive loads, a wide range of RC filter values will perform noise filtering.

Adjustable Reference

The FEEDBACK pin allows the reference output voltage, V_{ro} , to vary from 1.24V to 6.3V. The reference attempts to hold V_r at 1.24V. If V_r is above 1.24V, the reference will conduct current from Cathode to Anode; FEEDBACK current always remains low. If FEEDBACK is connected to Anode, then $V_{ro} = V_r = 1.24V$. For higher voltages FEEDBACK is held at a constant voltage above Anode—say 3.76V for $V_{ro} = 5V$. Connecting a resistor across the constant V_r generates a current $I = R1/V_r$ flowing from Cathode into FEEDBACK node. A Thevenin equivalent 3.76V is generated from FEEDBACK to Anode with R2 = 3.76/I. Keep I greater than one thousand times larger than FEEDBACK bias current for <0.1% error— $I \ge 32~\mu$ A for the military grade over the military temperature range ($I \ge 5.5~\mu$ A for a 1% untrimmed error for a commercial part.)





FIGURE 4. Thevenin Equivalent of Reference with 5V Output



TL/H/9221-18

$$R1 = Vr/l = 1.24/32\mu = 39k$$

 $R2 = R1 \{(Vro/Vr) - 1\} = 39k \{(5/1.24) - 1)\} = 118k$

FIGURE 5. Resistors R1 and R2 Program Reference Output Voltage to be 5V

Understanding that V_r is fixed and that voltage sources, resistors, and capacitors may be tied to the FEEDBACK pin, a range of V_r temperature coefficients may be synthesized.






FIGURE 6. Output Voltage has Negative Temperature
Coefficient (TC) If R2 has Negative TC



TL/H/9221-20


FIGURE 7. Output Voltage has Positive TC if R1 has Negative TC



TL/H/9221-21


FIGURE 8. Diode in Series with R1 Causes Voltage Across R1 and R2 to be Proportional to Absolute Temperature (PTAT)

Connecting a resistor across Cathode-to-FEEDBACK creates a 0 TC current source, but a range of TCs may be synthesized.




I = Vr/R1 = 1.24/R1
FIGURE 9. Current Source is Programmed by R1

Application Information (Continued)



TL/H/9221-23

FIGURE 10. Proportional-to-Absolute-Temperature Current Source



TL/H/9221-24
FIGURE 11. Negative -TC Current Source

Hysteresis

The reference voltage depends, slightly, on the thermal history of the die. Competitive micro-power products vary—always check the data sheet for any given device. Do not assume that no specification means no hysteresis.

OPERATIONAL AMPLIFIER

The amp or the reference may be biased in any way with no effect on the other, except when a substrate diode conducts (see Guaranteed Electrical Characteristics Note 1). The amp may have inputs outside the common-mode range, may be operated as a comparator, or have all terminals floating with no effect on the reference (tying inverting input to output and non-inverting input to V⁻ on unused amp is preferred). Choosing operating points that cause oscillation, such as driving too large a capacitive load, is best avoided.

Op Amp Output Stage

The op amp, like the LM124 series, has a flexible and relatively wide-swing output stage. There are simple rules to optimize output swing, reduce cross-over distortion, and optimize capacitive drive capability:


 Output Swing: Unloaded, the 42 μA pull-down will bring the output within 300 mV of V⁻ over the military temperature range. If more than 42 μA is required, a resistor from output to V⁻ will help. Swing across any load may be improved slightly if the load can be tied to V⁺, at the cost of poorer sinking open-loop voltage gain.

- 2) Cross-over Distortion: The LM611 has lower cross-over distortion (a 1 V_{BE} deadband versus 3 V_{BE} for the LM124), and increased slew rate as shown in the characteristic curves. A resistor pull-up or pull-down will force class-A operation with only the PNP or NPN output transistor conducting, eliminating cross-over distortion.
- 3) Capacitive Drive: Limited by the output pole caused by the output resistance driving capacitive loads, a pulldown resistor conducting 1 mA or more reduces the output stage NPN r_e until the output resistance is that of the current limit 25Ω. 200 pF may then be driven without oscillation.

Op Amp Input Stage

The lateral PNP input transistors, unlike those of most op amps, have BV_{EBO} equal to the absolute maximum supply voltage. Also, they have no diode clamps to the positive supply nor across the inputs. These features make the inputs look like high impedances to input sources producing large differential and common-mode voltages.


Typical Applications



*10k must be low

TL/H/9221-28


FIGURE 12. Ultra Low Noise 10.00V Reference. Total Output Noise is Typically 14 µV_{RMS}. Adjust the 10k pot for 10.000V.



TL/H/9221-

FIGURE 13. Simple Low Quiescent Drain Voltage Regulator. Total Supply Current is approximately 320 μ A when V_{IN} = 5V, and output has no load.

Typical Applications (Continued)



 $V_{OUT} = (R1/R2 + 1) V_{REF}$. R1, R2 should be 1% metal film. R3 should be low t.c. trim pot.

FIGURE 14. Slow Rise-Time Upon Power-Up, Adjustable Transducer Bridge Driver. Rise-time is approximately 0.5 ms.




FIGURE 15. Low Drop-Out Voltage Regulator Circuit.
Drop out voltage is typically 0,2V.

TL/H/9221-32




FIGURE 16. Nulling Bridge Detection System. Adjust sensitivity via 400 k Ω pot. Null offset with R1, and bridge drive with the 10k pot.