

LM1525A/LM3525A/LM1527A/LM3527A Pulse Width Modulator


General Description

The LM1525A/1527A series of pulse-width-modulator integrated circuits are designed to offer improved performance and lowered external parts count when used to implement all types of switching power supplies. The on-chip \pm 5.1V reference is trimmed to \pm 1% initial accuracy, and the input common mode range of the error amplifier includes the reference voltage, eliminating external potentiometers and dividers. A Sync input to the oscillator permits multiple devices to be slaved together, or a single device to be synchronized to an external system clock. A single resistor between the CT pin and the Discharge pin provides a wide range of deadtime adjustment. These devices also feature built-in soft-start circuitry with only a timing capacitor required externally. A Shutdown pin controls both the softstart circuitry and the output stages, providing instantaneous turn-off with soft-start recycle for slow turn-on. These functions are also controlled by an undervoltage lockout which keeps the outputs off and the soft-start capacitor discharged for input voltages less than that required for normal operation. The undervoltage lockout circuitry features approximately 200 mV of hysteresis to prevent threshold oscillations. Another unique feature of these improved PWM integrated circuits is the latch following the comparator (thus preventing double-pulsing). Once a PWM pulse has been terminated for any reason, the outputs will remain OFF for the duration of that period. The latch is reset with each clock pulse. The output stages are totem-pole designs capable of sourcing or sinking more than 200 mA. The LM1525A output stage features NOR logic, resulting in LOW outputs for an OFF stage. The LM1527A uses OR logic which results in HIGH outputs when OFF.

Features

- 8 to 35V operation
- 5.1V reference trimmed to ±1%
- 100 Hz to 500 kHz oscillator range
- Separate oscillator sync terminal
- Adjustable deadtime control
- Internal soft-start
- Input undervoltage lockout with hysteresis
- Latching P.W.M. to prevent multiple pulses
- Dual source/sink output drivers





Absolute Maximum Ratings (Note 7)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Input Voltage (Pins 13, and 15) -0.3V to +40V
Reference Output Current (Pin 16) 50 mA DC

 Reference Output Short Circuit
 5 Seconds

 Output Current (Pins 11, 14)
 ± 200 mA

 Oscillator Current (Pins 5, 6, 7) (Note 8)
 5 mA DC

 $\begin{array}{lll} \text{Op Amp Inputs: V}_{\text{CM}} & -0.3 \text{V to } + \text{V}_{\text{in}} \\ \text{(Pins 1, 2)} & \text{V}_{\text{DIFF}} & \pm 6 \text{V} \\ \text{Logic Inputs} & -0.3 \text{V to } + 5.5 \text{V} \end{array}$

Storage Temperature -65° C to $+150^{\circ}$ C Operating Temperature Range ($T_{min} \le T_{j} \le T_{max}$)

Lead Temperature (Soldering, 4 Seconds)

J Package + 300°C

N Package + 260°C

Power Dissipation (Note 9) 1 Watt

ESD Tolerance

Czap = 100 pF, Rzap = 1.5k 2000V

Electrical Characteristics

 $V_{in} = 20 V_{dc}$, **Boldface** limits apply from T_{MIN} to T_{MAX} (Note 1), all other limits $T_j = 25^{\circ}$ C unless otherwise noted

Parameter	ī	LM1525A LM1527A			LM3525A LM3527A			
	Conditions	Typical	Tested Limit (Note 2)	Design Limit (Note 3)	Typical	Tested Limit (Note 2)	Design Limit (Note 3)	Units
REFERENCE SECTION						7.		
Reference Voltage Output	$T_j = 25^{\circ}C$	5.10	5.05 5.15		5.10	5.00 5.20		V _{min} V _{max}
Line Regulation	$+8.0V \le V_{in} \le +35V$	10	20	_	10	15	20	mV _{max}
Load Regulation	0 mA ≤ I _L ≤ 20 mA	20	50		20	20	50	mV _{max}
Temperature Stability	1 (A) 1 (A)	20		50	20		50	mV _{max}
Reference Voltage Output	$+8.0V \le V_{in} \le +35V$ 0 mA $\le I_L \le 20$ mA And Over Operating Temp.	5.08	5.20 5.00		5.08		5.25 4.95	V _{max} V _{min}
Short Circuit Current	$T_j = 25^{\circ}C V_{ref} = 0V$	70	100		70	100		mA _{max}
Output Noise Voltage	$10 \text{ Hz} \le f \le 10 \text{ kHz}$ $T_j = 25^{\circ}\text{C}$	40		200	40	a (3)	200	μV _{rms} max
Long Term Stability	T _j = 125°C	20		50	20		50	mV/KHou
OSCILLATOR SECTION (No	ote 4) Unless otherwise specifi	ed	7					
Initial Accuracy	T _j = 25°C	±2	±6	-7.	±2	±6		%
Accuracy of Freq. vs. Temp.	3	±3	±8		±3		± 10	%
Voltage Stability	$8.0V \le V_{in} \le 35V$	±0.3	± 1		±0.3	±2	±2	%
Temperature Stability	ΔF _{osc} /F _{osc}	±3		±6	±3		± 6	%
Minimum Frequency	$R_T = 300 \text{ k}\Omega, C_T = 0.1 \mu\text{F}, \\ R_D = 0 \text{ (Note 5)}$	70	100		70	90	100	Hz max
Maximum Frequency	$R_{T} = 2.0 \text{ k}\Omega, C_{T} = 1 \text{ nF},$ $R_{D} = 0$	450	400		450	430	400	kHz min
Current Mirror I _{pin 5}	I _{RT} = 2.0 mA	2.0	1.7 2.2		2.0	1.8 2.1	1.7 2.2	mA _{min} mA _{max}
Clock Amplitude	At pin 4	3.5		3.0	3.5	III	3.0	V _{min}
Clock Width	T _j = 25°C	0.5		1.0 0.3	0.5		1.0 0.3	μs max μs min
Sync Threshold	(Note 6)	1.8	1.2 2.8		1.8	1.25 2.8	1.2 2.8	V min V max
Sync Input Current	Sync Voltage = 3.5V	1.0	2.5		1.0	2.30	2.5	mA _{max}

Electrical Characteristics $V_{in} = 20 \ V_{dc}$, **Boldface** limits apply from T_{MIN} to T_{MAX} (Note 1), all other limits $T_j = 25^{\circ}$ C unless otherwise noted (Continued)

Parameter			LM1525A LM1527A		LM3525A LM3527A			
	Conditions	Typical		Design Limit (Note 3)	Typical		Design Limit (Note 3)	Units
ERROR AMPLIFIER SECTION V	_{CM} = 5.1V, Unless otherwise ne	oted					<u></u>	
Input Offset Voltage		0.5	5		2	7	10	mV _{max}
Input Bias Current		1	10		1	2	10	μA _{max}
Input Offset Current		0.1	1		0.1	0.8	1	μA _{max}
DC Open Loop Gain	$R_L \ge 10 M\Omega$	80	66		80	66	60	dB mir
Gain Bandwidth Product	$A_V = 0$, $T_j = 25$ °C $C_L \le 30$ pF	2		1	2		1	MHz _{mi}
Output Low Level		0.2	0.5		0.2	0.4	0.5	V _{max}
Output High Level		5.6	3.8		5.6	4.1	3.8	V _{min}
Common Mode Rejection	V _{CM} = 1.5V to 5.2V	80	66		80	70	66	dB mir
Supply Voltage Rejection	V _{IN} = 8V to 35V	90	60		90	64	60	dB mir
P.W.M. COMPARATOR								
Minimum Duty Cycle			0			0	0	% max
Maximum Duty Cycle		49	45		49	46	45	% min
Input Threshold	Zero Duty Cycle	0.9	0.6		0.9	0.70	0.6	V _{min}
Input Threshold	Max. Duty Cycle	3.3	3.6		3.3	3.6	3.6	V _{max}
Input Bias Current		0.05		1.0	0.05		1.0	μA _{ma}
SOFT-START SECTION							·-	
Soft Start Current	V _{SHUTDOWN} = 0V	50	80 25		50	74 36	80 25	μΑ _{max} μΑ _{min}
Soft Start Voltage	V _{SHUTDOWN} = 2.0V	0.35	0.6		0.35	0.5	0.6	V _{max}
Shutdown Input Current	V _{SHUTDOWN} = 2.5V	0.4	1.0		0.4	0.85	1.0	mA _{max}
OUTPUT DRIVERS (Each Outpu	t) V _C = 20V, Unless otherwise	noted						
Undervoltage Lockout Hysteresis		0.2			0.2			٧
Output Low Level	I _{SINK} = 20 mA	0.2	0.4		0.2	0.35	0.4	V _{max}
	I _{SINK} = 100 mA	1.0	2.0		1.0	1.9	2.0	V _{max}
Output High Level	I _{SOURCE} = 20 mA	19	18		19	18.2	18	V _{min}
	I _{SOURCE} = 100 mA	18	17		18	17.4	17	V _{min}
Undervoltage Lockout	V _{COMP} and V _{SS} = High	7	8		7	7.7 6.3	8	V _{max} V _{min}
Collector Leakage	LM1525A and LM3525A Only V _C = 35V		200			120	200	μA _{ma}
Rise Time	$C_L = 1 \text{ nf, } T_j = 25^{\circ}\text{C}$	100		600	100		600	ns ma
Fall Time	C _L = 1 nf, T _i = 25°C	50		300	50		300	ns max

Electrical Characteristics

 $V_{in} = 20 \, V_{dc}$, **Boldface** limits apply from T_{MIN} to T_{MAX} (Note 1), all other limits $T_i = 25^{\circ}C$ unless otherwise noted (Continued)

	LM1525A LM1527A				00		
Conditions	Typical	Tested Limit (Note 2)	Design Limit (Note 3)	Typical	Tested Limit (Note 2)	Design Limit (Note 3)	Units
D = 3V, C _L = 0, = 25°C	200		500	200	13	500	ns max
	Conditions $D = 3V, C_L = 0,$ $E = 25^{\circ}C$	Typical D = 3V, C _L = 0, 200	Tested Limit (Note 2)	Tested Design Limit Limit (Note 2) (Note 3) D = 3V, CL = 0, 200 500	Tested Design Limit Limit (Note 2) (Note 3)	Tested Design Tested Limit Limit (Note 2) (Note 3) Constant Constant	Tested Design Tested Design Tested Design Limit Limit Limit (Note 2) (Note 3) (Note 2) (Note 3)

Supply Current V _{IN} = 35V	13	18	13	14.5	20	mA	

Note 1: Unless otherwise noted these specifications apply: −55°C < T_i < +125°C for LM1525A and LM1527A, 0°C < T_i < +125°C for LM3525A and LM3527A.

Note 2: Tested limits are guaranteed and 100% tested in production.

Note 3: Design limits are guaranteed (but not 100% production tested) over the indicated temperature and supply ranges.

Note 4: Tested at $F_{OSC} = 40$ kHz (Rt = 3.6k, Ct = 0.01 μ F, Rd = 0).

Note 5: These specifications are also guaranteed with Rt = 150k, Ct = 0.2 μ F, Rd = 0.

Note 6: Tested with a pulse of width 500 ns and amplitudes of 1.2 and 2.8V at 50 kHz.

Note 7: Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. DC and AC electrical specifications do not apply when operating the device beyond its rated operating conditions. See Note 1 and conditions.

Note 8: Do not ground pin 6.

Note 9: For operation at elevated temperatures, devices in the J package must be derated based on thermal resistance of 90°C/W (junction to ambient), or 85°C/W in the N package.

SHUTDOWN OPTIONS (See Block Diagram)

- 1. Since both the compensation and soft-start terminals (pins 9 and 8) have current source pull-ups, either can readily accept a pull-down signal which only has to sink a maximum of 100 µA to turn off the outputs. This is subject to the added requirement of discharging whatever external capacitance may be attached to these pins.
- 2. An alternative approach is the use of the shutdown circuitry of pin 10. Activating this circuit by applying a positive-going pulse at pin 10 will result in the output of the comparator going high, and thus turning off the outputs. The pulse will start the fast discharge of the soft-start capacitor. If the shutdown command is short, the PWM signal is terminated without significant discharge of the soft-start capacitor, thus allowing, for example, a convenient implementation of pulse-by-pulse current limiting.

Holding pin 10 high for a long time will ultimately discharge the soft-start capacitor, thus recycling slow turn on upon release. This method of shutdown is the fastest shutdown possible.

SYNCHRONIZATION PROCEDURE


The device may be synchronized to an external clock; however the following points have to be observed: a) The frequency of the free-running oscillator of the device must be set at least 10% less than the frequency of the external clock, b) The external clock pulse must be at least 300 ns wide but must not exceed the free-running pulse width (pin 4) by more than 200 ns. c) The amplitude of the external pulse must be between 2 and 5V.

Multiple devices may be synchronized together by connecting all pin 4's together and all pin 5's together; pins 6 and 7 of slave oscillator must be left open.


TL/H/9112-3

LM1525A Comparator VREF 30 μA (60 µA 30 μA 200 μΑ 04 RAMP ERROR Q1 O FROM AMP OUT OSCILLATOR 5K то W R1 OUTPUT 500 500 Q7 R2 R3 10K CLOCK Q6 FROM OSCILLATOR GND VREF 50 μA 8 SOFT-START 10K (10) SHUTDOWN PIN 50K


LM1525A Output Section





°Q₄ omitted in LM1527A. Q₉ replaced by a 2K resistor in LM1527A.



TL/H/9112-4









Typical Applications

 $C_O = 500 \mu F$






Typical Applications (Continued)

RETURN O

Plipolar Drive for Push-Pull Converters +V_{SUPPLY} R₁ 13 C₁ R₂ Q₁ R₃ Q₁ R₃ R₃


3 MOSFET Drive for Push-Pull Converters



TL/H/9112-9

TL/H/9112-10

Direct Drive for Transformer



Typical Applications (Continued)

