

LF147/LF347/LF347B Wide Bandwidth Quad JFET Input Operational Amplifiers

General Description


The LF147 is a low cost, high speed quad JFET input operational amplifier with an internally trimmed input offset voltage (BI-FET II™ technology). The device requires a low supply current and yet maintains a large gain bandwidth product and a fast slew rate. In addition, well matched high voltage JFET input devices provide very low input bias and offset currents. The LF147 is pin compatible with the standard LM148. This feature allows designers to immediately upgrade the overall performance of existing LF148 and LM124 designs.

The LF147 may be used in applications such as high speed integrators, fast D/A converters, sample-and-hold circuits and many other circuits requiring low input offset voltage, low input bias current, high input impedance, high slew rate and wide bandwidth. The device has low noise and offset voltage drift.

Features


- Internally trimmed offset voltage 5 mV max
- Low input bias current 50 pA
- Low input noise current 0.01 pA/√Hz
- Wide gain bandwidth 4 MHz
- High slew rate 13 V/μs
- Low supply current 7.2 mA
- High input impedance $10^{12} \Omega$
- Low total harmonic distortion $A_V = 10$, $R_L = 10k$, $V_O = 20$ Vp-p, BW = 20 Hz–20 kHz < 0.02%
- Low 1/f noise corner 50 Hz
- Fast settling time to 0.01% 2 μs

Simplified Schematic



TL/H/5647-13

Connection Diagram



TL/H/5647-1

Top View

Order Number LF147D, LF347D, LF147J, LF347BJ,
LF347J, LF347M, LF347WM, LF347BN or LF347N
See NS Package Number D14E, J14A, M14A,
M14B or N14A

Absolute Maximum Ratings

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

	LF147	LF347B/LF347
Supply Voltage	$\pm 22\text{V}$	$\pm 18\text{V}$
Differential Input Voltage	$\pm 38\text{V}$	$\pm 30\text{V}$
Input Voltage Range (Note 1)	$\pm 19\text{V}$	$\pm 15\text{V}$
Output Short Circuit Duration (Note 2)	Continuous	Continuous
Power Dissipation (Notes 3 and 9)	900 mW	1000 mW
T_j max	150°C	150°C
θ_{JA}		
Cavity DIP (D) Package		80°C/W
Ceramic DIP (J) Package		70°C/W
Plastic DIP (N) Package		75°C/W
Surface Mount Narrow (M)		100°C/W
Surface Mount Wide (WM)		85°C/W

Operating Temperature
Range

Storage Temperature
Range

Lead Temperature
(Soldering, 10 sec.)

Soldering Information

Dual-In-Line Package

Soldering (10 seconds)

Small Outline Package

Vapor Phase (60 seconds)

Infrared (15 seconds)

LF147 LF347B/LF347
(Note 4) (Note 4)

$-65^\circ\text{C} \leq T_A \leq 150^\circ\text{C}$

260°C 260°C

260°C

215°C

220°C

See AN-450 "Surface Mounting Methods and Their Effect on Product Reliability" for other methods of soldering surface mount devices.

ESD rating to be determined.

DC Electrical Characteristics (Note 5)

Symbol	Parameter	Conditions	LF147			LF347B			LF347			Units
			Min	Typ	Max	Min	Typ	Max	Min	Typ	Max	
V_{OS}	Input Offset Voltage	$R_S = 10\text{ k}\Omega$, $T_A = 25^\circ\text{C}$ Over Temperature		1	5 8		3	5 7		5	10 13	mV mV
$\Delta V_{OS}/\Delta T$	Average TC of Input Offset Voltage	$R_S = 10\text{ k}\Omega$		10			10			10		$\mu\text{V}/^\circ\text{C}$
I_{OS}	Input Offset Current	$T_j = 25^\circ\text{C}$, (Notes 5, 6) Over Temperature		25	100 25		25	100 4		25	100 4	pA nA
I_B	Input Bias Current	$T_j = 25^\circ\text{C}$, (Notes 5, 6) Over Temperature		50	200 50		50	200 8		50	200 8	pA nA
R_{IN}	Input Resistance	$T_j = 25^\circ\text{C}$		10^{12}			10^{12}			10^{12}		Ω
A_{VOL}	Large Signal Voltage Gain	$V_S = \pm 15\text{V}$, $T_A = 25^\circ\text{C}$ $V_O = \pm 10\text{V}$, $R_L = 2\text{ k}\Omega$ Over Temperature	50	100		50	100		25	100		V/mV V/mV
V_O	Output Voltage Swing	$V_S = \pm 15\text{V}$, $R_L = 10\text{ k}\Omega$	± 12	± 13.5		± 12	± 13.5		± 12	± 13.5		V
V_{CM}	Input Common-Mode Voltage Range	$V_S = \pm 15\text{V}$	± 11	$+15$ -12		± 11	$+15$ -12		± 11	$+15$ -12		V V
CMRR	Common-Mode Rejection Ratio	$R_S \leq 10\text{ k}\Omega$	80	100		80	100		70	100		dB
PSRR	Supply Voltage Rejection Ratio	(Note 7)	80	100		80	100		70	100		dB
I_S	Supply Current			7.2	11		7.2	11		7.2	11	mA

AC Electrical Characteristics (Note 5)

Symbol	Parameter	Conditions	LF147			LF347B			LF347			Units
			Min	Typ	Max	Min	Typ	Max	Min	Typ	Max	
	Amplifier to Amplifier Coupling	$T_A = 25^\circ\text{C}$, $f = 1\text{ Hz} - 20\text{ kHz}$ (Input Referred)		-120			-120			-120		dB
SR	Slew Rate	$V_S = \pm 15\text{V}$, $T_A = 25^\circ\text{C}$	8	13		8	13		8	13		$\text{V}/\mu\text{s}$
GBW	Gain-Bandwidth Product	$V_S = \pm 15\text{V}$, $T_A = 25^\circ\text{C}$	2.2	4		2.2	4		2.2	4		MHz
e_n	Equivalent Input Noise Voltage	$T_A = 25^\circ\text{C}$, $R_S = 100\Omega$, $f = 1000\text{ Hz}$		20			20			20		$\text{nV}/\sqrt{\text{Hz}}$
i_n	Equivalent Input Noise Current	$T_i = 25^\circ\text{C}$, $f = 1000\text{ Hz}$		0.01			0.01			0.01		$\text{pA}/\sqrt{\text{Hz}}$

Note 1: Unless otherwise specified the absolute maximum negative input voltage is equal to the negative power supply voltage.

Note 2: Any of the amplifier outputs can be shorted to ground indefinitely, however, more than one should not be simultaneously shorted as the maximum junction temperature will be exceeded.

Note 3: For operating at elevated temperature, these devices must be derated based on a thermal resistance of θ_{JA} .

Note 4: The LF147 is available in the military temperature range $-55^\circ\text{C} \leq T_A \leq 125^\circ\text{C}$, while the LF347B and the LF347 are available in the commercial temperature range $0^\circ\text{C} \leq T_A \leq 70^\circ\text{C}$. Junction temperature can rise to $T_{j\text{ max}} = 150^\circ\text{C}$.

Note 5: Unless otherwise specified the specifications apply over the full temperature range and for $V_S = \pm 20\text{V}$ for the LF147 and for $V_S = \pm 15\text{V}$ for the LF347B/LF347. V_{OS} , I_B , and I_{OS} are measured at $V_{CM} = 0$.













Note 6: The input bias currents are junction leakage currents which approximately double for every 10°C increase in the junction temperature, T_j . Due to limited production test time, the input bias currents measured are correlated to junction temperature. In normal operation the junction temperature rises above the ambient temperature as a result of internal power dissipation, P_D . $T_j = T_A + \theta_{JA} P_D$ where θ_{JA} is the thermal resistance from junction to ambient. Use of a heat sink is recommended if input bias current is to be kept to a minimum.

Note 7: Supply voltage rejection ratio is measured for both supply magnitudes increasing or decreasing simultaneously in accordance with common practice from $V_S = \pm 5\text{V}$ to $\pm 15\text{V}$ for the LF347 and LF347B and from $V_S = \pm 20\text{V}$ to $\pm 5\text{V}$ for the LF147.

Note 8: Refer to RETS147X for LF147D and LF147J military specifications.










Note 9: Max. Power Dissipation is defined by the package characteristics. Operating the part near the Max. Power Dissipation may cause the part to operate outside guaranteed limits.

Typical Performance Characteristics



TL/H/5647-2


Typical Performance Characteristics (Continued)



TL/H/5847-3

Pulse Response $R_L = 2\text{ k}\Omega$, $C_L = 10\text{ pF}$


Small Signal Inverting



TIME (0.2 $\mu\text{s/DIV}$)

TL/H/5647-4


Small Signal Non-Inverting



TIME (0.2 $\mu\text{s/DIV}$)

TL/H/5647-5


Large Signal Inverting



TIME (2 $\mu\text{s/DIV}$)

TL/H/5647-6


Large Signal Non-Inverting



TIME (2 $\mu\text{s/DIV}$)

TL/H/5647-7

Current Limit ($R_L = 100\Omega$)



TIME (5 $\mu\text{s/DIV}$)

TL/H/5647-8

Application Hints

The LF147 is an op amp with an internally trimmed input offset voltage and JFET input devices (BI-FET II™). These JFETs have large reverse breakdown voltages from gate to source and drain eliminating the need for clamps across the inputs. Therefore, large differential input voltages can easily be accommodated without a large increase in input current. The maximum differential input voltage is independent of the supply voltages. However, neither of the input voltages

should be allowed to exceed the negative supply as this will cause large currents to flow which can result in a destroyed unit.

Exceeding the negative common-mode limit on either input will force the output to a high state, potentially causing a reversal of phase to the output. Exceeding the negative common-mode limit on both inputs will force the amplifier

Application Hints (Continued)

output to a high state. In neither case does a latch occur since raising the input back within the common-mode range again puts the input stage and thus the amplifier in a normal operating mode.

Exceeding the positive common-mode limit on a single input will not change the phase of the output; however, if both inputs exceed the limit, the output of the amplifier will be forced to a high state.

The amplifiers will operate with a common-mode input voltage equal to the positive supply; however, the gain bandwidth and slew rate may be decreased in this condition. When the negative common-mode voltage swings to within 3V of the negative supply, an increase in input offset voltage may occur.

Each amplifier is individually biased by a zener reference which allows normal circuit operation on $\pm 4.5\text{V}$ power supplies. Supply voltages less than these may result in lower gain bandwidth and slew rate.

The LF147 will drive a $2\text{ k}\Omega$ load resistance to $\pm 10\text{V}$ over the full temperature range. If the amplifier is forced to drive heavier load currents, however, an increase in input offset voltage may occur on the negative voltage swing and finally reach an active current limit on both positive and negative swings.

Precautions should be taken to ensure that the power supply for the integrated circuit never becomes reversed in polarity or that the unit is not inadvertently installed back-


wards in a socket as an unlimited current surge through the resulting forward diode within the IC could cause fusing of the internal conductors and result in a destroyed unit.

Because these amplifiers are JFET rather than MOSFET input op amps they do not require special handling.

As with most amplifiers, care should be taken with lead dress, component placement and supply decoupling in order to ensure stability. For example, resistors from the output to an input should be placed with the body close to the input to minimize "pick-up" and maximize the frequency of the feedback pole by minimizing the capacitance from the input to ground.

A feedback pole is created when the feedback around any amplifier is resistive. The parallel resistance and capacitance from the input of the device (usually the inverting input) to AC ground set the frequency of the pole. In many instances the frequency of this pole is much greater than the expected 3 dB frequency of the closed loop gain and consequently there is negligible effect on stability margin. However, if the feedback pole is less than approximately 6 times the expected 3 dB frequency a lead capacitor should be placed from the output to the input of the op amp. The value of the added capacitor should be such that the RC time constant of this capacitor and the resistance it parallels is greater than or equal to the original feedback pole time constant.


Detailed Schematic



TL/H/5647-9


Typical Applications

Digitally Selectable Precision Attenuator



TL/H/5647-10

Long Time Integrator with Reset, Hold and Starting Threshold Adjustment



TL/H/5647-11

The circuit diagram shows a three-stage active filter. The first stage is an inverting amplifier with a gain of -10, using a 100k resistor for the feedback and a 10k resistor for the input. The second stage is a bandpass filter with a center frequency of 100 Hz, using a 100k resistor for the feedback, a 10k resistor for the input, and a 0.001 μF capacitor for the feedback. The third stage is a lowpass filter with a cutoff frequency of 100 Hz, using a 100k resistor for the feedback and a 10k resistor for the input. The output is labeled 'LOWPASS OUTPUT' and 'NOTCH OUTPUT'.

For circuit shown:

 $f_0 = 3 \text{ kHz}, f_{\text{NOTCH}} = 9.5 \text{ kHz}$

Q=3.4

Passband gain:

Highpass—0.1

Bandpass—1

Lowpass—1

Notch—10

- $f_o \times Q \leq 200 \text{ kHz}$
- 10V peak sinusoidal output swing without slew limiting to 200 kHz
- See LM148 data sheet for design equations