

### LC75853NE, 75853NW

# 1/3 Duty LCD Display Drivers with Key Input Function



#### Overview

The LC75853NE and LC75853NW are 1/3 duty LCD display drivers that can directly drive up to 126 segments and can control up to four general-purpose output ports. These products also incorporate a key scan circuit that accepts input from up to 30 keys to reduce printed circuit board wiring.


#### **Features**

- Key input function for up to 30 keys (A key scan is performed only when a key is pressed.)
- 1/3 duty 1/2 bias and 1/3 duty 1/3 bias drive schemes can be controlled from serial data (up to 126 segments).
- Sleep mode and all segments off functions that are controlled from serial data
- Segment output port/general-purpose output port function switching that is controlled from serial data
- Serial data I/O supports CCB format communication with the system controller.
- Direct display of display data without the use of a decoder provides high generality.
- Provision of an on-chip voltage-detection type reset circuit prevents incorrect displays.
- RC oscillator circuit
  - CCB is a trademark of SANYO ELECTRIC CO., LTD.
  - CCB is SANYO's original bus format and all the bus addresses are controlled by SANYO.

### Package Dimensions


unit: mm

#### 3159-QFP64E



unit: mm

#### 3190-SQFP64



### **Specifications**

## Absolute Maximum Ratings at Ta = 25°C, $V_{SS}$ = 0 V

Parameter	Symbol	Conditions	Ratings	Unit
Maximum supply voltage	V <sub>DD</sub> max	V <sub>DO</sub>	-0.3 to +7.0	V
In a control of the c	V <sub>IN</sub> 1	CE, CL, DI	-0.3 to +7.0	٧
Input voltage	V <sub>IN</sub> 2	OSC, KI1 to KI5, TEST, VDD1, VDD2	-0.3 to V <sub>DD</sub> + 0.3	V
Output voltage	V <sub>OUT</sub> 1	DO	0.3 to +7.0	٧
	V <sub>OUT</sub> 2	OSC, S1 to S42, COM1 to COM3, KS1 to KS6, P1 to P4	-0.3 to V <sub>DD</sub> + 0.3	٧
	l <sub>OUT</sub> 1	S1 to S42	300	μА
Costs Assessment	I <sub>OUT</sub> 2	COM1 to COM3	3	mA
Output current	l <sub>OUT</sub> 3	KS1 to KS6	1	mA
	I <sub>OUT</sub> 4	P1 to P4	5	mA
Allowable power dissipation	Pd max	Ta = 85°C	200	mW
Operating temperature	Topr		-40 to +85	°C
Storage temperature	Tstg		-55 to +125	°C

### Allowable Operating Ranges at Ta = -40 to +85°C, $V_{SS}$ = 0 V


Parameter	Symbol	Conditions	min	typ	max	Unit
Supply voltage	V <sub>DD</sub>	V <sub>OD</sub>	4.5		6.0	>
Innut valence	V <sub>DD</sub> 1	V <sub>DD</sub> 1		2/3 V <sub>DD</sub>	V <sub>DO</sub>	>
Input voltage	V <sub>DD</sub> 2	V <sub>DD</sub> 2		1/3 V <sub>DD</sub>	VDD	>
Innut high lovel veltage	V <sub>IH</sub> 1	CE, CL, DI	0.8 V <sub>DD</sub>		6.0	>
Input high level voltage	V <sub>IH</sub> 2	KI1 to KI5	0.6 V <sub>DD</sub>		V <sub>DD</sub>	>
Input low level voltage	VIL	CE, CL, DI, KI1 to KI5	0		0.2 V <sub>DD</sub>	>
Recommended external resistance	Rosc	osc		68		kΩ
Recommended external capacitance	Cosc	osc		820		pF
Guaranteed oscillation range	fosc	OSC	19	38	76	kHz
Data setup time	Ĺds	CL, DI: Figure 2	160			ns
Data hold time	<sup>L</sup> dh	CL, DI: Figure 2	160			ns
CE wait time	t <sub>cp</sub>	CE, CL: Figure 2	160			ns
CE setup time	t <sub>cs</sub>	CE, CL: Figure 2	160			ns
CE hold time	l <sub>ch</sub>	CE, CL: Figure 2	160			ns
High level clock pulse width	<sup>L</sup> aH	CL: Figure 2	160			ns
Low level clock pulse width	l <sub>ø</sub> L	CL: Figure 2	160			ns
Rise time	t,	CE, CL, DI: Figure 2		160		ns
Fall time	t <sub>i</sub>	CE, CL, DI: Figure 2		160		ns
DO output delay time	Цс	DO, $R_{PU} = 4.7 \text{ k}\Omega$ , CL = 10 pF*1: Figure 2			1.5	με
DO rise time	<sup>t</sup> dr	DO, $R_{PU}$ = 4.7 kΩ, CL = 10 pF+1: Figure 2			1.5	μs

Note: \*1. Since DO is an open-drain output, these values depend on the resistance of the pull-up resistor R<sub>PU</sub> and the load capacitance C<sub>L</sub>.


### Electrical Characteristics for the Allowable Operating Ranges

Parameter	Symbol	Conditions	min	typ	max	Unit
Hysteresis	V <sub>H</sub>	CE, CL, DI		0.1 V <sub>DD</sub>		٧
Power-down detection voltage	V <sub>DET</sub>		2.7	3.0	3.3	٧
Input high level current	I <sub>IH</sub>	CE, CL, DI: V1 = 6.0 V			5.0	μА
Input low level current	IIL	CE, CL, DI: V <sub>I</sub> = 0 V	-5.0			μ
Input floating voltage	V <sub>iF</sub>	KI1 to KI5			0.05 V <sub>DD</sub>	٧
Pull-down resistance	R <sub>PD</sub>	Ki1 to Ki5: V <sub>DD</sub> = 5.0 V	50	100	250	kΩ
Output off leakage current	OFFH	DO: $V_0 = 6.0 \text{ V}$			6.0	4
	V <sub>OH</sub> 1	KS1 to KS6: I <sub>O</sub> = -500 µA	V <sub>DO</sub> - 1.2	$V_{DD} - 0.5$	V <sub>DD</sub> - 0.2	٧
Output high lavel values	V <sub>OH</sub> 2	P1 to P4: I <sub>O</sub> = -1 mA	V <sub>DD</sub> - 1.0			٧
Output high level voltage	V <sub>OH</sub> 3	S1 to S42: I <sub>O</sub> = -20 μA	V <sub>DD</sub> - 1.0			>
	V <sub>OH</sub> <sup>4</sup>	COM1 to COM3: I <sub>O</sub> = -100 μA	V <sub>DD</sub> - 1.0			٧
	V <sub>OL</sub> 1	KS1 to KS6: I <sub>O</sub> = 25 μA	0.2	0.5	1.5	٧
	V <sub>OL</sub> 2	P1 to P4: I <sub>O</sub> = 1 mA			1.0	٧
Output low level voltage	V <sub>OL</sub> 3	S1 to S42: I <sub>O</sub> = 20 μA			1.0	٧
	V <sub>OL</sub> 4	COM1 to COM3: I <sub>D</sub> = 100 μA			1.0	٧
	V <sub>OL</sub> 5	DO: I <sub>O</sub> = 1 mA		0.1	0.5	٧
	V <sub>MID</sub> 1	COM1 to COM3: 1/2 bias, 1 <sub>O</sub> = ±100 μA	1/2 V <sub>DD</sub> -		1/2 V <sub>DO</sub> + 1.0	٧
	V <sub>MID</sub> 2	S1 to S42: 1/3 bias, I <sub>O</sub> = ±20 μA	2/3 V <sub>DD</sub> - 1.0		2/3 V <sub>00</sub> + 1.0	٧
Output middle level voltage*2	V <sub>MID</sub> 3	S1 to S42: 1/3 bias, I <sub>O</sub> = ±20 μA	1/3 V <sub>DD</sub> - 1.0		1/3 V <sub>DD</sub> + 1.0	>
	V <sub>MID</sub> 4	COM1 to COM3: 1/3 bias, I <sub>O</sub> = ±100 μA	2/3 V <sub>DD</sub> - 1.0		2/3 V <sub>DD</sub> + 1.0	٧
	V <sub>MID</sub> 5	COM1 to COM3: 1/3 bias, I <sub>O</sub> = ±100 μA	1/3 V <sub>DD</sub> - 1.0		1/3 V <sub>00</sub> + 1.0	٧
Oscillator frequency	fosc	OSC: R = 68 kΩ, C = 820 pF	30.4	38	45.6	kHz
	1001	Sleep mode			100	μА
Current drain	I <sub>DD</sub> 2	V <sub>DD</sub> = 6.0 V, output open, 1/2 bias, f <sub>OSC</sub> = 38 kHz		350	700	μĀ
	I <sub>DD</sub> 3	V <sub>DD</sub> = 6.0 V, output open, 1/3 bias, f <sub>OSC</sub> = 38 kHz		300	600	μА

Note: \*2. Excluding the bias voltage generation divider resistor built into V<sub>DD</sub>1 and V<sub>DD</sub>2. (See Figure 1.)



### 1. When CL is stopped at the low level



### 2. When CL is stopped at the high level






Figure 2

#### **Block Diagram**



### Pin Assignment




#### LC75853NE, 75853NW

#### **Pin Functions**

Pin	Pin No.	Function	Active	VΟ	Handling when unused
S1/P1 to S4/P4 S5 to S40	1 to 4 5 to 40	Segment outputs for displaying the display data transferred by serial data input.  The S1/P1 to S4/P4 pins can be used as general-purpose output ports under serial data control.	_	0	Open
COM1 COM2 COM3	41 42 43	Common driver outputs  The frame frequency $f_O$ is given by: $f_O = (f_{OSC}/384)$ Hz.	_	0	Open
KS1/S41, KS2/S42, KS3 to KS6	44 45 46 to 49	Key scan outputs Although normal key scan timing lines require diodes to be inserted in the timing lines to prevent shorts, since these outputs are unbalanced CMOS transistor outputs, these outputs will not be damaged by shorting when these outputs are used to form a key matrix. The KS1/S41 and KS2/S42 pins can be used as segment outputs when so specified by the control data.	-	o	Open
KI1 to KI5	50 to 54	Key scan inputs These pins have built-in pull-down resistors.	н	ı	GND
osc	60	Oscillator connection An oscillator circuit is formed by connecting an external resistor and capacitor at this pin.	-	10	V <sub>DD</sub>
CE	62	Serial data interface connections to the controller. Note that DO, being an	H	<u> </u>	,
CL	63	open-drain output, requires a pull-up resistor.		,	GND
DI	64	CE: Chip enable CL: Synchronization clock	_	1	
DO	61	DI: Transfer data DO: Output data		0	Open
TEST	55	This pin must be connected to ground.	_	1	_
V <sub>DD</sub> 1	57	Used for applying the LCD drive 2/3 bias voltage externally. Must be connected to V <sub>DD</sub> 2 when a 1/2 bias drive scheme is used.	_	1	Open
V <sub>DD</sub> 2	58	Used for applying the LCD drive 1/3 bias voltage externally. Must be connected to V <sub>DD</sub> 1 when a 1/2 bias drive scheme is used.	_	1	Open
V <sub>DD</sub>	56	Power supply connection. Provide a voltage of between 4.5 and 6.0 V.	_	_	_
V <sub>SS</sub>	59	Power supply connection. Connect to ground.	_	_	_


#### **Serial Data Input**

1. When CL is stopped at the low level



Note: DD: Direction data

2. When CL is stopped at the high level



Note: DD: Direction data

- CCB address.....42H
- D1 to D126......Display data
- S0, S1 .....Sleep control data
- K0, K1.....Key scan output/segment output selection data
- P0, P1 ......Segment output port/general-purpose output port selection data
- SC.....Segment on/off control data
- DR ......1/2 bias or 1/3 bias drive selection data

#### **Control Data Functions**

#### 1. S0, S1: Sleep control data

These control data bits switch between normal mode and sleep mode and set the states of the KS1 to KS6 key scan outputs during key scan standby.

Control data		Mode	OSC oscillator	Segment outputs	Outpu	t pin sta	ites dur	ing key	scan si	andby
S0	S1	Mode	OSC OSCINATOR	Common outputs	KS1	KS2	KS3	KS4	KS5	KS6
0	0	Normal	Operating	Operating	Н	Н	Н	Н	Н	Н
0	1	Sleep	Stopped	L	L	L	L	L	L	Н
1	0	Sleep	Stopped	Ļ	L	L	L	ī	Н	Н
1	1	Sleep	Stopped		Н	Н	Н	н	Н	Н

Note: This assumes that the KS1/S41 and KS2/S42 output pins are selected for key scan output.

#### 2. K0, K1: Key scan output/segment output selection data

These control data bits switch the functions of the KS1/S41 and KS2/S42 output pins between key scan output and segment output.

Control data		Output pin state		
КО	K1	KS1/S41	KS2/S42	Maximum number of input keys
0	0	KS1	KS2	30
0	1	S41	KS2	25
1	×	S41	S42	20

X: don't care

#### 3. P0, P1: Segment output port/general-purpose output port selection data

These control data bits switch the functions of the S1/P1 to S4/P4 output pins between the segment output port and the general-purpose output port.

Contro	ol data	Ì	Output	pin state	
P0	P1	S1/P1	S2/P2	S3/P3	S4/P4
0	0	Si	S2	S3	S4
0	1	P1	P2	S3	S4
1	0	P1	P2	P3	\$4
1	1	P1	P2	P3	P4

The table below lists the correspondence between the display data and the output pins when these pins are selected to be general-purpose output ports.

Output pin	Corresponding display data
S1/P1	D1
S2/P2	D4
S3/P3	D7
S4/P4	D10

For example, if the S4/P4 output pin is selected to be a general-purpose output port, the S4/P4 output pin will output a high level when the display data D10 is 1.

### 4. SC: Segment on/off control data

This control data bit controls the on/off state of the segments.

sc	Display state		
0	On		
1	Off		

However, note that when the segments are turned off by setting SC to 1, the segments are turned off by outputting segment off waveforms from the segment output pins.

5. DR: 1/2 bias or 1/3 bias drive selection data
This control data bit switches between LCD 1/2 bias or 1/3 bias drive.

DR	Drive scheme
0	1/3 bias drive
1	1/2 bias drive

### Display Data and Output Pin Correspondence

Output pin	COM1	COM2	СОМЗ
S1/P1	D1	D2	D3
S2/P2	D4	D5	D6
S3/P3	D7	D8	D9
S4/P4	D10	Ð11	D12
S5	D13	D14	D15
S6	D16	D17	D18
S7	D19	D20	D21
S8	D22	D23	D24
S9	D25	D26	D27
S10	D28	D29	D30
S11	D31	D32	D33
S12	D34	D35	D36
S13	D37	D38	D39
S14	D40	D41	D42
S15	D43	D44	D45
S16	D46	D47	D48
S17	D49	D50	D51
S18	D52	D53	D54
S19	D55	D56	D57
S20	D58	D59	D60
S21	D61	D62	D63


Output pin	COM1	COM2	сомз
S22	D64	D65	D66
S23	D67	D68	Dea
S24	D70	D71	D72
S25	D73	D74	D75
S26	D76	D77	D78
S27	D79	D80	D81
S28	D82	D83	D84
S29	D85	D86	D87
S30	D88	D89	D90
S31	D91	D92	D93
S32	D94	D95	D96
S33	D97	D98	D99
S34	D100	D101	D102
S35	D103	D104	D105
S36	D106	D107	D108
S37	D109	D110	D111
\$38	D112	D113	D114
S39	D115	D116	D117
S40	D118	D119	D120
KS1/S41	D121	D122	D123
KS2/S42	D124	D125	D126

For example, the table below lists the segment output states for the S11 output pin.


Display data			Output pin state	
D31	D32	D33	S11	
0	0	0	The LCD segments for COM1, COM2 and COM3 are off.	
0	0	1	The LCD segment for COM3 is on.	
D	1	0	The LCD segment for COM2 is on.	
0	1	1	The LCD segments for COM2 and COM3 are on.	
1	0	0	The LCD segment for COM1 is on.	
1	0	1	The LCD segments for COM1 and COM3 are on.	
1	1	0	The LCD segments for COM1 and COM2 are on.	
1	1	1	The LCD segments for COM1, COM2 and COM3 are on.	

#### **Serial Data Output**

#### 1. When CL is stopped at the low level



#### 2. When CL is stopped at the high level



- CCB address.....43H
- KD1 to KD30 .....Key data
- SA.....Sleep acknowledge data

Note: If a key data read operation is executed when DO is high, the read key data (KD1 to KD30) and sleep acknowledge data (SA) will be invalid.

### **Output Data**

#### 1. KD1 to KD30: Key data

When a key matrix of up to 30 keys is formed from the KS1 to KS6 output pins and the KI1 to KI5 input pins and one of those keys is pressed, the key output data corresponding to that key will be set to 1. The table shows the relationship between those pins and the key data bits.

	KI1	KI2	KI3	KI4	KI5
KS1/S41	KD1	KD2	KD3	KD4	KD5
KS2/S42	KD6	KD7	KD8	KD9	KD10
KS3	KD11	KD12	KD13	KD14	KD15
KS4	KD16	KD17	KD18	KD19	KD20
KS5	KD21	KD22	KD23	KD24	KD25
KS6	KD26	KD27	KD28	KD29	KD30

When the KS1/S41 and KS2/S42 output pins are selected to be segment outputs by control data bits K0 and K1 and a key matrix of up to 20 keys is formed using the KS3 to KS6 output pins and the KI1 to KI5 input pins, the KD1 to KD10 key data bits will be set to 0.

#### 2. SA: Sleep acknowledge data

This output data bit is set to the state when the key was pressed. Also, while DO will be low in this case, if serial data is input and the mode is set (to normal or sleep mode) during this period, that mode will be set. SA will be 1 in sleep mode and 0 in normal mode.


#### **Sleep Mode Functions**

Sleep mode is set up by setting S0 or S1 in the control data to 1. The segment outputs will all go low and the common outputs will also go low, and the oscillator on the OSC pin will stop (it will be started by a key press). This reduces power dissipation. This mode is cleared by sending control data with both S0 and S1 set to 0. However, note that the S1/P1 to S4/P4 outputs can be used as general-purpose output ports according to the state of the P0 and P1 control data bits, even in sleep mode. (See the control data description for details.)

#### **Key Scan Operation Functions**

#### 1. Key scan timing


The key scan period is 288 T (s). To reliably determine the on/off state of the keys, the LC75853NE/NW scans the keys twice and determines that a key has been pressed when the key data agrees. It outputs a key data read request (a low level on DO) 615 T (s) after starting a key scan. If the key data does not agree and a key was pressed at that point, it scans the keys again. Thus the LC75853NE/NW cannot detect a key press shorter than 615 T (s).



Note: \*3. In sleep mode the high/low state of these pins is determined by the S0 and S1 bits in the control data. Key scan output signals are not output from pins that are set low.


#### 2. In normal mode

- The pins KS1 to KS6 are set high
- When a key is pressed a key scan is started and the keys are scanned until all keys are released. Multiple key
  presses are recognized by determining whether multiple key data bits are set.
- If a key is pressed for longer than 615 T (s) (where  $T = \frac{1}{f_{OSC}}$ ) the LC75853NE/NW outputs a key data read request (a low level on DO) to the controller. The controller acknowledges this request and reads the key data. However, if CE is high during a serial data transfer, DO will be set high.
- After the controller reads the key data, the key data read request is cleared (DO is set high) and the LC75853NE/NW performs another key scan. Also note that DO, being an open-drain output, requires a pull-up resistor (between 1 and  $10 \text{ k}\Omega$ ).




#### 3. In sleep mode

- The pins KS1 to KS6 are set to high or low by the S0 and S1 bits in the control data. (See the control data description for details.)
- If a key on one of the lines corresponding to a KS1 to KS6 pin which is set high is pressed, the oscillator on the OSC pin is started and a key scan is performed. Keys are scanned until all keys are released. Multiple key presses are recognized by determining whether multiple key data bits are set.
- If a key is pressed for longer than 615 T (s) (where  $T = \frac{1}{f_{OSC}}$ ) the LC75853NE/NW outputs a key data read request (a low level on DO) to the controller. The controller acknowledges this request and reads the key data.
- However, if CE is high during a serial data transfer, DO will be set high.
- After the controller reads the key data, the key data read request is cleared (DO is set high) and the LC75853NE/NW performs another key scan. However, this does not clear sleep mode. Also note that DO, being an open-drain output, requires a pull-up resistor (between 1 and  $10 \text{ k}\Omega$ ).
- Sleep mode key scan example
   Example: S0 = 0, S1 = 1 (sleep with only KS6 high)



Note: \*4. These diodes are required to reliable recognize multiple key presses on the KS6 line when sleep mode state with only KS6 high, as in the above example. That is, these diodes prevent incorrect operations due to sneak currents in the KS6 key scan output signal when keys on the KS1 to KS5 lines are pressed at the same time.




A03055

#### **Multiple Key Presses**


Although the LC75853NE/NW is capable of key scanning without inserting diodes for dual key presses, triple key presses on the KI1 to KI5 input pin lines, or multiple key presses on the KS1 to KS6 output pin lines, multiple presses other than these cases may result in keys that were not pressed recognized as having been pressed. Therefore, a diode must be inserted in series with each key. Applications that do not recognize multiple key presses of three or more keys should check the key data for three or more 1 bits and ignore such data.

#### 1/3 Duty, 1/2 Bias Drive Technique



1/3 Duty, 1/2 Bias Waveforms

#### 1/3 Duty, 1/3 Bias Drive Technique




#### **Voltage Detection Type Reset Circuit (VDET)**

This circuit generates an output signal and resets the system when power is first applied and when the voltage drops, i.e., when the power supply voltage is less than or equal to the power down detection voltage VDET, which is 3.0 V, typical. To assure that this function operates reliably, a capacitor must be added to the power supply line so that the power supply voltage  $V_{DD}$  rise time when power is first applied and the power supply voltage  $V_{DD}$  fall time when the voltage drops are both at least 1 ms. (See Figure 3.)

#### **System Reset**

#### 1. Reset method

If at least 1 ms is assured as the supply voltage  $V_{DD}$  rise time when power is applied, a system reset will be applied by the VDET output signal when the supply voltage is brought up. If at least 1 ms is assured as the supply voltage  $V_{DD}$  fall time when power drops, a system reset will be applied in the same manner by the VDET output signal when the supply voltage is lowered. Note that the reset is cleared at the point when all the serial data (the display data D1 to D126 and the control data) has been transferred, i.e., on the fall of the CE signal on the transfer of the last direction data, after all the direction data has been transferred. (See Figure 3.)



Power supply voltage  $V_{DD}$  rise time: t1  $\geq$  1 ms Power supply voltage  $V_{DD}$  fail time: t2  $\geq$  1 ms

Figure 3


A03058

#### 2. LC75853NE/NW internal block states during the reset period

CLOCK GENERATOR

Reset is applied and the base clock is stopped. However the OSC pin state (normal or sleep mode) is determined after the S0 and S1 control data bits are transferred.

- COMMON DRIVER, SEGMENT DRIVER & LATCH
- Reset is applied and the display is turned off. However, display data can be input to the latch circuit in this state.
- · KEY SCAN
- Reset is applied, the circuit is set to the initial state, and at the same time the key scan operation is disabled.
- KEY BUFFER
- Reset is applied and all the key data is set to low.
- CCB INTERFACE, CONTROL REGISTER, SHIFT REGISTER
   Since serial data transfer is possible, these circuits are not reset.



### 3. Output pin states during the reset period


Output pin	State during reset		
S1/P1 to S4/P4	L*5		
S5 to S40	L		
COM1 to COM3	L		
KS1/S41, KS2/S42	L*5		
KS3 to KS5	X*6		
KS6	н		
DO	H*7		

X: Don't care
Note: \*5. These output pins are forcibly set to the segment output function and held low.

- \*6. When power is first applied, these output pins are undefined until the SO and S1 control data bits have been transferred.

  \*7. Since this output pin is an-open drain output, a pull-up resistor of between 1 and 10 kΩ is required. This pin remains high during the reset period even if a key data read operation is performed.


#### Sample Application Circuit 1



Note: \*8.Add a capacitor to the power supply line so that the power supply voltage V<sub>DD</sub> rise time when power is applied and the power supply voltage V<sub>DD</sub> fall time when power drops are both at least 1 ms, as the LC75853NE/NW is reset by the VDET.

<sup>\*9.</sup> The DO pin, being an open-drain output, requires a pull-up resistor. Select a resistance (between 1 to 10 kΩ) appropriate for the capacitance of the external wiring so that signal waveforms are not degraded.


#### Sample Application Circuit 2



Note: \*8.Add a capacitor to the power supply line so that the power supply voltage V<sub>DD</sub> rise time when power is applied and the power supply voltage V<sub>DD</sub> fall time when power drops are both at least 1 ms, as the LC75853NE/NW is reset by the VDET.

\*9.The DO pin, being an open-drain output, requires a pull-up resistor. Select a resistance (between 1 to 10 kΩ) appropriate for the capacitance of the external wiring so that signal waveforms are not degraded.

#### Sample Application Circuit 3



Note: \*8. Add a capacitor to the power supply line so that the power supply voltage V<sub>DD</sub> rise time when power is applied and the power supply voltage V<sub>DD</sub> fall time when power drops are both at least 1 ms, as the LC75853NE/NW is reset by the VDET.


\*9. The DO pin, being an open-drain output, requires a pull-up resistor. Select a resistance (between 1 to 10 kΩ) appropriate for the capacitance of the external wiring so that signal waveforms are not degraded.

#### Notes on transferring display data from the controller


The display data (D1 to D126) is transferred to the LC75853NE/NW in three operations. All of the display data should be transferred within 30 ms to maintain the quality of the displayed image.

### Notes on the controller key data read techniques

- 1. Timer based key data acquisition
  - Flowchart



#### • Timing chart



A03063

t3: Key scan execution time when the key data agreed for two key scans. (615 T (s))

14: Key scan execution time when the key data did not agree for two key scans and the key scan was executed again. (1230 T (s))

$$T = \frac{1}{fosc}$$

t5: Key address (43H) transfer time t6: Key data read time

#### • Explanation


In this technique, the controller uses a timer to determine key on/off states and read the key data. The controller must check the DO state when CE is low every t7 period without fail. If DO is low, the controller recognizes that a key has been pressed and executed the key data read operation.

The period t7 in this technique must satisfy the following condition.


$$17 > (15 + 16 + 14)$$

If a key data read operation is executed when DO is high, the read key data (KD1 to KD30) and sleep acknowledge data (SA) will be invalid.

- 2. Interrupt based key data acquisition
  - Flowchart



#### • Timing chart



A03054

- t3: Key scan execution time when the key data agreed for two key scans. (615 T (s))
  t4: Key scan execution time when the key data did not agree for two key scans and the key scan was executed again. (1230 T (s))  $T = \frac{1}{\text{losc}}$ t5: Key address (43H) transfer time
  t6: Key data read time

#### LC75853NE, 75853NW

#### • Explanation

In this technique, the controller uses interrupts to determine key on/off states and read the key data. The controller must check the DO state when CE is low. If DO is low, the controller recognizes that a key has been pressed and executes the key data read operation. After that the next key on/off determination is performed after the time t8 has elapsed by checking the DO state when CE is low and reading the key data. The period t8 in this technique must satisfy the following condition.

t8 > t4

If a key data read operation is executed when DO is high, the read key data (KD1 to KD30) and sleep acknowledge data (SA) will be invalid.

- No products described or contained herein are intended for use in surgical implants, life-support systems, aerospace equipment, nuclear power control systems, vehicles, disaster/crime-prevention equipment and the like, the failure of which may directly or indirectly cause injury, death or property loss.
- Anyone purchasing any products described or contained herein for an above-mentioned use shall:
  - ① Accept full responsibility and indemnify and defend SANYO ELECTRIC CO., LTD., its affiliates, subsidiaries and distributors and all their officers and employees, jointly and severally, against any and all claims and litigation and all damages, cost and expenses associated with such use:
  - ② Not impose any responsibility for any fault or negligence which may be cited in any such claim or litigation on SANYO ELECTRIC CO., LTD., its affiliates, subsidiaries and distributors or any of their officers and employees jointly or severally.
- Information (including circuit diagrams and circuit parameters) herein is for example only; it is not guaranteed for volume production. SANYO believes information herein is accurate and reliable, but no guarantees are made or implied regarding its use or any infringements of intellectual property rights or other rights of third parties.

This catalog provides information as of November, 1995. Specifications and information herein are subject to change without notice.