SANYO

No. 3117B

LC65204A

(A/D Converter, FLT drivers, PWM Output, and On-chip 4Kbyte ROM) 4-bit Single Chip Microcomputer for Control Applications

The LC65204A is a 52-pin CMOS 4-bit single chip microcomputer. It consists of a high-speed core CPU with the minimum cycle time = 0.92 microsecond, 8-bit AD converter with 8 input channels, 4Kbyte ROM and a 1Kbit RAM (256 x 4 bits).

The LC65204A has a total of 41 input/output (I/O) port pins; 29 for high withstand outputs (Drivers for fluorescent display tubes and LEDs), and 12 for input/output (common with interrupt inputs and serial input.)

In addition, this single-chip microcomputer has a two-channel timer. This timer circuit block can be used as a general-purpose timer, watchdog timer, time base timer, PWM type DA converter, melody tone generator and the like within application products.

It is designed based on two types of oscillation circuits. This allows various standby operation modes. As a result, the LC65204A microcomputer can be embedded into many kinds of home appliances as, for example, display control and timer control in audio visual products.

There is another microcomputer with almost all the LC65204A functions but oscillation circuit design and ambient operating temperature range. Its chip name is LC65404A. This single chip device has no subclock function and its operating temperature range is from minus 30 °C (-30) to plus 85 °C (+85). For detailed information, refer to its catalog.

#### Features:

- Seventy-seven instructions
- On-chip storage capacity; 4Kbyte ROM and 1Kbit (256 x 4 bits) RAM
- Minimum instruction cycle time: 0.92 $\mu$ s (4.33MHz at  $V_{DD}$  = 4.5V or greater)

1.84µs (2.17MHz at VDD = 4.0V or greater)

 $61\mu s$  (32.768KHz at VDD = 2.7V or greater)

- Reduced power dissipation mode through system clock selection by software
  - . (Main) system clock = 4.19MHz : 0.95us, 1.9us and 30.6us
  - (Sub) system clock = 32.768KHz : 61µs
- Operating temperature: Ta = -30 °C to +70 °C
- Working register/Flag function
  - (16 flags + 8 working registers ) x 4 banks
- Stacks : B levels
- I/O ports : 41 (Total)
  - · High-voltage withstand output ports: 21
  - · High-voltage withstand input/output ports: 8
  - Medium-voltage withstand input/output ports: 3
  - Input/output ports: 9
- AD converter (sequential comparison type)
  - 8-bit Accuracy x 8 channels
- Timer: 2 channels
  - Timer 1 (interval timer): Also used as the PWM DAC and applicable to a divider at melody tone generation.
  - Time base timer for clock generation: 14-level divider on-chipped
- Internal wake-up function

Wake-up function: Restart from a standby operation mode by using the time base timer overflow. The wake-up function together with the standby operation mode would enable a clock operation at extremely low power dissipation during a battery backed-up mode.


- PWM DAC output : Also used as timer 1.
  - · 6-bit PWM DAC + 8-bit PWM DAC or 14-bit PWM DAC

- Serial input/output interface (LSB first)
  - 8-bit input/output
- AC zero cross detection circuit
  - The AC zero cross detection circuit is allowed to internally connected to the PF3/INT0 pin through option data specification.
- Interrupt function: 5 Interrupt sources and 4 vector addresses
  - External interrupt sources: 2
  - . Timer interrupt sources: 2
  - Serial input/output interrupt source: 1
- On-chip oscillation stabilization period wait function: Effective at the reset.
- Oscillation circuits: 2 types
  - Main clock: 4.19MHz Crystal oscillation or 4.0MHz Ceramic oscillation
  - · Sub clock: 32.768KHz Crystal oscillation
- Standby function: two modes; HALT mode and HOLD mode
- Supply voltage: 2.7V to 6.0V
- Package: DIP-52\$
- Evaluation Tools: LC659

LC65999 (evaluation chip) + EVA800/850-TB651XX/2XX/3XX/4XX

LC65PG20X/40X (piggyback)

#### System Block Diagram



#### Development Support


The development support tools for the LC65204A are as follows:

- (1) User's Manual
  - [LC65204A/404A User's Manual]
- (2) Development Tool Manual

[EVA800/850-LC651XX/2XX/3XX/4XX Development Tool Manual]


- (3) Development Tools
  - 3-1. Program development tools
    - i. MS-DOS Host Computer System and Cross Assembler (note 1)
    - ii. Cross Assembler --- MS-DOS-based Cross Assembler : LC65S.EXE
  - 3-2. Program evaluation tools
    - i. Evaluation Chip: LC65999
    - ii. Piggyback Microcomputer : LC65PG20X/40X
    - iii. Emulator: EVA-800 main unit and EVA chip board, or EVA-850 main unit and EVA chip board (note 2)

## Outline of the Development Support System




- (Note 1) MS-DOS: A trademark of Microsoft Corporation.
- (Note 2) The EVA-800 and EVA-850 are general names given to emulators. They are qualified with suffixes (A, B, ...) because the emulators are updated very often. So use the latest version of the emulators by checking the suffixes carefully prior to program debug.

## LC65204A Pin Assignment



## Package Dimensions: 3128

(unit: mm)



SANYO: DIP52S

## Pin Description

Pin Name	No.Of Pins	1/0	Functional Description	Output Driver	Option	Reset Status	Unused Pin Handling
Vpb	1	_	Power supply pin	_	_	_	-
Vss	1	_					
TEST	1	ı	LSI test pin. This pin should be connected to the Vss pin during operation and has an internal pull-down resistor.	_	_	_	Always con- nected to the Vss pin.
RES	1	I	System reset input. This pin has an internal pull-up resistor.		n-m	_	_
AV+	1	_	Reference voltage input pin for A/D conversion	_	_	_	Always con- nected to the
AV-	1	_					VSS pin.
OSC1	1	1	Oscillation circuit component pins for system main clock generation. If external clock input is used, leave the OSC2 pin open and connect the external clock generator to the OSC1 pin, Feed-back	<u> </u>	_	_ '	_
OSC2	1	0	resistor is internally provided.	_1			
X1	1	1	Oscillation circuit component pins for system sub clock generation, if external clock input is used, leave the X2 pin open and connect the external clock			_	X1: connected to the VDD pin, X2: left
X2	1	0	generator to the X1 pin. If not used, the X2 pin open and connect the X1 pin to the VDD pin. Feed-back resistor and limiting resistor internally provided.				OPEN.
Vp	1	_	Load power for FLT output Internal pull- down resistor	<u> </u>		_	Connected to the VDD pin.
PAO to 3	4	1/0	Input/output port pins PA0 to PA3  - Port function  4-bit data input (IP instruction)  4-bit data output (OP instruction)  1-bit input decide operation (BP/BNP instruction)  1-bit output set and reset operations (SPB and RPB instructions)  - Low-level threshold input  - All these four port pins can be used for two or more purposes:  PA0/AD0:  Also used as AD converter input pin AD0  PA1/AD1:  Also used as AD converter input pin AD1  PA2/AD2:  Also used as AD converter input pin AD2  PA3/AD3/INT1:  Also used as AD converter input pin AD3 and as external interrupt signal input pin INT1	Normal-volt- age withstand Medium-level current type	Each port pin can be set to output type (1) or (2): (1) Open Drain (OD) output (2) Pull-up resistor output	Output transistor OFF (H- level out- put)	Should be set to the open drain output type and then connected to the VSS pin.
PB0to3		1/0	Input/output port pins P80 to P83  - These port pins PA0 to PA3.  - Low-level threshold Input  - All these four port pins can be used for two or more purposes:  P80/AD4/DAC0:  Also used as AD converter input pin AD4 and 6-bit PWM output pin DAC0  P81/AD5/DAC1:  Also used as AD converter input pin AD5 and 8-/14-bit PWM output pin DAC1  P82/AD6/SQR:  Also used as AD converter input pin AD6 and square waveform signal output pin SQR.  P83/AD7/START:  Also used as AD converter input pin AD7 and standby control Input pin START		to PA3	Same as PAO to PA3	Same as PAO to PA3.

Pin Name	No.Of Pins	1/0	Functional Description	Output Driver	Option	Reset Status	Unused Pin Handling
PC0to3	4	1/0	Input/output port pins PC0 to PC3 - Same as port pins PA0 to PA3 In function Migh-level threshold input - The output level of these four port pins can be set to 'H' or 'L' by option data at the same time FLT segment drive output	VDD-45 High-voltage withstand Medium cur- rent type	The output type of each port pin can be set to either (1) or (2) by option data.  (1) Open Drain (OD) output (2) Pull-down resistor output Output level specification option: The output level of all the four port pins can be simultaneously set to 'H' or 'L' at the reset by option data.	The output level at the reset can be set to 'H' or 'L' by option data.	Set the pin(s) to the open drain output type by option data and then connect it (or them) to the Vss pin through the resistance of some kohms. In addition, be sure to set the port output level at the reset to 'L'.
PD0 to3	4	1/0	Input/output port pins PDO to PD3 - Same as port pins PAO to PA3 in function and characteristic.	Same as port pins PCO to PC3	Same as port pins PCO to PC3	Same as port pins PC0 to PC3	Same as port pins PC0 to PC3
PF0 to3	4	1/0	Input/output port pins PFO to PF3 - Same as port pins PA0 to PA3 in function Schmitt input - All these four port pins can be used for two purposes: PFO/SI: Also used as 8-bit serial input pin SI. PF1/SO: Also used as 8-bit serial output pin SO. PF2/SCK: Also used as 8-bit serial clock pin SCK PF3/INTO: Also used as external interrupt request input INTO. The AC zero cross detection circuit can be internally added to this pin by option data (AC zero cross interrupt function available).	PFO to PF2 Open Drain (OD) output type: With- stand voltage +15V Pull-up out- put type: Normal-volt- age withstand PF3 Normal-volt- age withstand Medium cur- rent type	(1) Output type option: Same as port pins PAO to PA3. (2) The AC zero cross detection circuit can be internally added to the INTO pIn by option data.	Same as port pins PAO to PA3	Set the pin(s) to the open drain output type by option data and then connect it (or them) to the Vss pin.
PK0 to 3	4	0	Output port pins PKO to PK3  - Port functions  4-bit data output (OP instruction)  1-bit set and reset operation (SPB and RPB instructions)  1-bit decide operation (BP and BNP instructions)  - FLT segment drive output	Same as port pins PC0 to PC3	The output type of each port pin can be set to either (1) or (2). (1) Open Drain (OD) output (2) Pull-down resistor output	Output transistor OFF ('L' level out- put)	Set the pin(s) to the open drain output type by option data and then connect it (or them) to the VDD pin
PL0to3	4	0	Output port pins PLO to PL3 - Same as port pins PKO to PK3 in function FLT digit drive output	VDD-45V High-voitage withstand Large current type	Same as port pins PKO to PK3	Same as port pins PKO to PK3	РКЗ
PM0 to3	4	0	Output port pins PM0 to PM3 Same as port pins PL0 to PL3 in function and characteristic	Same as port pins PLO to PL3	Same as port pins PKO to PK3	Same as port pins PKO to PK3	PK3
PN0 to 3	4	0	Output port pins PNO to PN3 Same as port pins PLO to PL3 in function and characteristic	Same as port pins PLO to PL3	Same as port pins PKO to PK3	Same as port pins PKO to PK3	Same as port pins PKO to PK3
PO0 to 3	4	0	Output port pins PO0 to PO3 Same as port pins PL0 to PL3 in function and characteristic	Same as port pins PLO to PL3	Same as port pins PKO to PK3	Same as port pins PKO to PK3	Same as port pins PKO to PK3
PP0	1	0	Output port pin PP0 - Same as port pins PL0 to PL3 except for 1-bit configuration.	Same as port pins PLO to PL3	Same as port pins PK0 to PK3	Same as port pins PKO to PK3	Same as port pins PKO to PK3

## User Option types

#### 1) Oscillation circuit options

The main clock oscillation circuit and the sub clock oscillation circuit can be selected from the following optional circuits:

Option name	Optional oscillation circuit				
Main clock oscillation circuit	Two-pin CF oscillation circuit				
	Two-pin X'tal (crystal) oscillation circuit				
	External clock input				
Sub clock oscillation circuit	Two-pin X'tal oscillation circuit				
	Unused				

#### 2) Output level option

This option is provided to set the output level of input/output ports C and D to either 'H' or 'L' at the reset.

Option name	Conditions					
1. 'H' level output at the reset	Simultaneous 4-bit setting (input/output ports C and D)					
2. 'L' level output at the reset	Simultaneous 4-bit setting (input/output ports C and D)					


## 3. Watchdog reset option

The watchdog reset option is used to select the watchdog reset function. Note that the watchdog reset function utilizes the time base timer.

Option name	Conditions
1. Watchdog reset function select	An additional program routine is required in order for the time base interrupt request flag to be reset at a certain interval. This prevents the watchdog reset circuit from being activated in cases but a program upset.
2. Watchdog reset function non-select	

## 4) AC zero cross detection input circuit option

The AC zero cross detection input circuit option is used to permit the INTO pin to internally have an AC zero cross detection circuit or Schmitt input circuit.



SW Option name	\$W1	ŞW2
INTO input	a	a
AC zero cross input	b	b

5) Normal-voltage withstand/Medium-voltage withstand port output type option

This user option is used to allow the output circuit type of each normal-voltage withstand and mediumvoltage input/output port pin to be set to either the open drain output or the pull-up resistor output
(bit-by-bit setting only).

Option name	Circuit type	Applied ports		
Open Drain (OD) output		Ports A, B and F		
Pull-up resistor output		Ports A, B and F		

6) High-voltage withstand port output type option

This user option is used to allow the output circuit type of each high-voltage input/output and high-voltage output port pin to either the open drain output or the pull-down resistor output (bit-by-bit setting only).

Option name	Circuit type	Applied ports
Open Drain (OD) output		Ports C and D
		Ports K, L, M, N, O and P
Pull-down resistor output	RD & # TIE	Ports C and D
	₹ RD	Ports K, L, M, N, O and P

# Major LC65204A Characteristics

## 1. Absolute Maximum Ratings at Ta = 25 °C, Vss = 0V

Parameter	Symbol	Applied Pins and Remarks	Conditions	Vpp(V)	Limits	Unit
Maximum Supply Voltage	V <sub>DD</sub> max	Voo			-0.3to+7.0	
Input Voltage	V <sub>I</sub> (1)	OSC1,X1	At self-oscillation		Up to the voltage produced	1
	V <sub>1</sub> (2)	TEST, RES, OSCI XI	OSC1 and X1: at external clock input		-0.3toV <sub>DD</sub> +0.3	
	V <sub>I</sub> (3)	AV+			-0.3 to V <sub>DD</sub> +0.3	}
	V <sub>I</sub> (4)	(4) AV-			-0.3toV <sub>DD</sub> +0.3	1
	V <sub>I</sub> (5)	Vp			VDD-45to VDD+0.3	]
Output Voltage	Vo(1)	OSC2,X2	At self-oscillation		Up to the voltage produced	V
	V <sub>O</sub> (2)	Ports K, L, M, N, O and port pin PO			V <sub>DD</sub> - 45 to V <sub>DD</sub> + 0.3	
Input/output Voltage	V <sub>IO</sub> (1)	Port pins F2 to F0	At open drain output		-0.3to+15	
	V <sub>IO</sub> (2)	Port pins F2 to F0	At pull-up resistor output		-0.3 to V <sub>DD</sub> +0.3	
	V <sub>IO</sub> (3)	Ports C and D			V <sub>DD</sub> -45 to V <sub>DD</sub> +0.3	1
	Vio(4)	Ports A and B port pin F3			-0.3toVpp+0.3	1
Peak Output Current	IOP (1)	Ports A, B, and F			2 to -+ 10	
Current	IQP(2)	Ports, L, M, N, O and port pin PO			-30 to 0	1
	IOP(3)	Ports C, D and K			-10to0	]
Average Output Current	Ioa(1)	Ports A, B, and F	Average value per	Ì	- 2 to +10	]
Correct	IOA (2)	Ports L, M, N, O and port pin P0	pin for foolis		-30to0	
	IOA(3)	Ports C, D, and K			-10to0	] mA
	ΣIQA(1)	Ports A and B	Total current value	,	-16to+80	
	Σ IQA(2)	Port F	of all pins for 100ms		- 8 to +40	]
	Σ IOA(3)	Ports L. M. N. O and port pin PO	1		-50 to 0	
	ΣIOA(4)	Ports C, D and K			-50 to0	
Maximum Power Dissipation	Pd max	DIP52S	Ta=-30 to +70℃		800	mW
Ambient Operating Temperature	Topr				-30 to +70	
Ambient Storage Temperature	Tstg				-55to+125	\ C

## 2. Allowable Operating Range at Ta = -30 °C to +70 °C, Vss = 0V

Daramatas		Applied Pins	6 F()	Limits				
Parameter	Symbol	and Remarks	Conditions	V <sub>DO</sub> (V)	Min	Тур	Max	Unit
Operating Power Supply Voltage (including a	V <sub>DD</sub> (1)	VDD	0.92 <b>µs≦</b> Tcyc<67 <b>µ</b> s		4.5		6.0	
standby mode)	V <sub>DD</sub> (2)	V <sub>D</sub> D	1.84 µs ≨ Tcyc < 67 µs		4.0		6.0	.,
	VDD(3)	VDD	29.4 µs ≦ Tcyc < 67 µs		3.0		6.0	V
	VDD(4)	VDD	4.19MHz OSC oscil- lation = stop 32kHz OSC oscil- lation = active		2.7		6.0	
Memory backed-up Power Supply Voltage	Vst	VDD	Full standby mode (HOLD mode)		1.8		6.0	>

Allowable Operating Range at Ta = -30 °C to +70 °C, Vss = 0V

	Parameter	Cumbal	Applied Pins	Conditions			Limits		
, r	-arameter	Symbol	and Remarks		V <sub>DO</sub> (V)	Min	Тур	Max	Unit
Input 'H'-level Voltage		ViH(1)	OD type port pins F2 to F0	Output Nch (N-channel) Tr.(transistor)OFF	3.0to6.0	0.80Vpp		13.5	
VOIT	lage .	Vıн(2)	PU type port pins F2 to F0	Output Nch Tr. OFF	3.0to6.0	0.80Vpp		Voo	
		ViH(3)	Ports A and B	Output Noh Tr. OFF	3.0to6.0	1.9		Voo	
		ViH(4)	Ports C and D	Output Noh Tr. OFF	4.5to6.0	0.80Vpp		Voo	<sub>v</sub>
					3.0to6.0	0.85Vpp		Voo	
		V <sub>H</sub> (5)	OSC1,START,PF3/ INT0, INT1 (Note 1)	See Fig. 5 (applies to OSC1 only). Output Nch Tr. OFF (applies to other pins than OSC1).	3.0to6.0	0.80V <sub>DD</sub>		Voo	
		V:H(6)	RES		1.8to6.0	0.80Vpp		Voo	
	rt 'L'-level	Vı∟(1)	Port pins F2 to F0	Output Nch Tr. OFF	3.0to6.0	Vss		0.20Vpp	
Voltage		V <sub>1</sub> L(2)	Ports A and B	Output Nch Tr. OFF	4.5to6.0	Vss		0.5	
					3.0to6.0	Vss		0.35	
		Vı∟(3)	Ports C and D	Output Nch Tr. OFF	3.0to6.0	Vss	-	0.40VDO	
		VIL (4)	TEST		4.5to6.0	Vss		0.30 VDD	
					3.0to6.0	Vss		0.25Vpp	
		Vı∟(5)	OSC1, RES, PF3/ INT0, INT1 (Note 1)	See Fig. 5 (applies to OSC1 only). Output Nch Tr. OFF (applies to other pins than OSC1).	3.0to6.0	Vss		0.20VDD	
		VIL (6)	START		1.8to6.0	Vss		0.20Vpp	
Inst Tim	ruction Cycle e	Тсус		(Note 2)	(Note 2)	0.92		67	μS
Input	Frequency	Fxosc	OSC1	(Note 2)	3.0to6.0	2.0		4.33	MHz
External i	Pulse Width	Twoscch TwosccL		See Fig. 5.	4.5to6.0	70			
Clock Ex					3.0to6.0	140			ns
Main Clock to Conditions	Rise and Fall Times	Toscr Toscf		See Fig. 5.	3.0to6.0			30	ns

<sup>(</sup>Note 1) This does not apply to the case where the AC zero cross detection circuit has been internally added to the INTO pin by the user option data.

<sup>(</sup>Note 2) Frequencies are closely related to power supply voltages and instruction cycle times. So they should be studied in connection with supply voltages and cycle times.

## 3. Electrical Characteristics at Ta = -30 $^{\circ}$ C to +70 $^{\circ}$ C, Vss = 0V

Parameter	Symbol	Applied Pins	Conditions			Limits		
		and Remarks		V <sub>DD</sub> (V)	Min	Тур	Max	Unit
Input 'H'-level Current	l <sub>H</sub> (1)	OD type port pins F2 to F0	Output Nch (N channel) Tr. (transistor) OFF (including Nch Tr. OFF leakage current). Vin=+13.5V	2.7to6.0			+5.0	
	I <sub>IH</sub> (2)	OD type ports A and B, and OD type port pin F3 (including multi-functional port pins INTO, INTI and START) (Note 1)	Output Nch (N channel) Tr. (transistor) OFF (Including Nch Tr. OFF leakage current). Vin=VDD	2.7to6.0			+1.0	μА
	h∺(3)	RES	Vin=V <sub>DD</sub>	2.7to6.0			+1.0	
	liH(4)	OSC1,X1	Vin=V <sub>DD</sub>	2.7to6.0			+10	
	I <sub>IH</sub> (5)	OD type ports C and D	Output Pch Tr OFF. Vin = VDD	2.7to6.0		+30	+100	
Input 'L'-level Current	I <sub>E</sub> (1)	OD type ports A, B and F (including multi-functional port pins INTO, INTT and START) (Note 1)	Output Nch Tr. OFF. Vin = Vss	2.7to6.0	-1.0		İ	μΑ
	. i₁∟(2)	PU type ports A, B and F (including multi- functional port pins INTO, INTT and START) (Note 1)	Output Neh Tr. OFF. Vin = Vss	2.7to6.0	-1.0	-0.5		·mA
	lı∟(3)	RES	Vin=Vss	2.7to6.0	-60	-25	•••••	1
	IIL (4)	OSC1,X1	Vin=Vss	2.7to6.0	10			
	I <sub>IL</sub> (5)	OD type ports C and D	Output Pch (P channel) Tr, (transistor) OFF (including Pch Tr, OFF leakage current), Vout = VDD - 40V	2.7to6.0	-30			μА
Output 'H'-level Voltage	V <sub>OH</sub> (1)	PU type ports A, B and F	$I_{OH} = -50 \mu A$	4.5to6.0	V <sub>DO</sub> 1.2			
	Vон(2)	PU type ports A, B and F	IOH=-10μA	3.0to6.0	V <sub>DD</sub> -0.5			
	VOH(3)	Ports L, M, N and O, and port pin P0	Iон= -20mA	4.5to6.0	V <sub>DD</sub> -2.1			
	Vон(4)	Ports L, M, N and O, and port pin PO	IOH= -1.0mA IOHs of other ports < -1mA	3.0 to 6.0	V <sub>DD</sub> -1.0			\ \ \
	Von(5)	Ports C, D and K	I <sub>OH</sub> = - 5 mA	4.5to6.0	V <sub>DO</sub> -1.8			1
	Von(6)	Ports C, D and K	I <sub>OH</sub> =-1.0mA	3.0to6.0	V <sub>DO</sub> -1.0		<u> </u>	1
	3.7707		IOHs of other H ports < -1mA		133 1,0			
Output 'L'-level	Vol(1)	Ports A, B and F	I <sub>OL</sub> = 5 mA	4.5to6.0			1.5	<del> </del>
Voltage	V <sub>OL</sub> (2)	Ports A, B and F	IOL=1.0mA IOLs of other ports < 1mA	3.0to6.0			0.5	V

Electrical Characteristics at Ta = -30  $^{\circ}$ C to +70  $^{\circ}$ C, Vss = 0V

			A 1: - 1 = 1			T	Limita	·····	
	Parameter	Symbol 5	Applied Pins and Remarks	Conditions	\/n= (\/)	NA:0	Limits	Mex	l leit
Curr	put 'L'-level rent (the rent produced by -down	lor.	PD type ports C, D, K, L, M, N and O, and PD type port	Output Pch (P channel) Tr. (transistor) OFF Vout=3.0V	VDD (V) 5.0	Min	Тур 362	844	Unit
resi	stors) out OFF Leakage	loff(1)	OD type ports K, L,	Vp = -35V Output Pch (P channel)	3.0to6.0			30	μA
Curr	ent		M, N and O, and OD type port pin P0	Tr. (transistor) OFF Vout=VDD Output Pch (P channel)					
		loff(2)	OD type ports K, L, M, N and O, and OD type port pin P0	Tr. (transistor) OFF Vout=V <sub>DD</sub> -40V	3.0to6.0	30			
	-up MOS Tr. istance	Rtru	PU type ports A, B and F	Output Nch (N channel) Tr. (transistor) OFF VIN = 0 V	5.0	8	12	30	kΩ
Pull	-up Resistor	Ru	RES	V <sub>IN</sub> = 0 ∨	5.0	100		400	kΩ
Pull	-down Resistor	Rd	PD type ports C, D, K, L, M, N and O, and PD type port pin PO	Output Pch (P channel) Tr. (transistor) OFF Vout=3.0V Vp=-35V	5.0	45	105	200	kΩ
Hys	teresis Voltage	VHYS	Port F and port pins INTO, INTT RES and START (Note 1)		3.0to6.0		0.1Vpp		V
	Input Clock Cycle	Tckcy(1)	SCK	See Figure 7.	4.0to6.0	0.8			
	Output Clock Cycle	Tckcy(2)	SCK	See Figure 7.	4.0to6.0	2.0× Tcyc			
	Input Clock 'L'-level Pulse Width (Note 5)	TCKL(1)	SCK	See Figure 7,	4.0to6.0	0.3			
Serial Clock	Output Clock 'L'- level Pulse Width	TCKL(2)	SCK	See Figure 7.	4.0to6.0	Tcyc			
Se	Input Clock 'H'-level Pulse Width (Note 5)	Тскн(1)	SCK	See Figure 7.	4.0to6.0	0.3			μς
	Output Clock 'H'-level Pulse Width	Тскн(2)	SCK	See Figure 7.	4.0to6.0	Tcyc			
Input	Data Setup Time	Tick	SI	With reference to the rising edge of the SCK signal.	4.0to6.0	0.2			
Serial	Data Hold Time	Тскі	SI	See Fig. 7.	4.0to6.0	0.2			
Serial Output	Output Delay Time	Тско	SO	With reference to the falling edge of the SCK signal. External resistance: 1 kohm. External capacitance: 50pF. See Fig. 7.	4.0to6.0		·	0.5	

Electrical Characteristics at Ta = -30 °C to +70 °C, Vss = 0V

	Parameter	Symbol	Applied Pins	Conditions			Limits		
			and Remarks		VDD(V)	Min	Тур	Max	Unit
istics	Input Frequency	Fzin	Apply to the case where the AC zero cross detection circuit has been internally added to	<ul><li>(1) At open drain output</li><li>(2) At self-bias ON</li><li>(3) See Fig.8.</li></ul>		40		1000	Hz
Cross Detection Input Characteristics	Input Voltage	Vzin	the PF3/INTO pin by the user option data.	(1),(2),(3) Coupl- ing capacitance = luF	]	1.0		2.4	Vp-p
ibut Cil	Detection Error	Vza		(1),(2),(3) 60Hz sinewave signal input				±100	m∨
	Input Current	Інг		①. ②. ③ VIN=VOD	4.5to6.0			+40	
200		I#TS		①, ②, ③ VIN=VSS	1	-40			μΑ
	Threshold Voltage	Vt <b>≭</b> Acм		①, ②, ③		0.3V <sub>DD</sub>		0.7Vpp	
AC Zero	L-level Input Threshold Voltage	Vt*AcL		①, ②, ③			VT*ACM 0.2		٧
1	Comparison Accuracy	VCECON	AD0 to AD7	AV+=V <sub>DD</sub> AV==V <sub>SS</sub>			± 1	± 2	LSB
	Threshold Voltage	VTHCON			1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1				
	input Voltage	VINCON	1			AV-		AV+	V
<u>ن</u>	Reference	AV+	AV+			AV-		VDD	
Ë.	⊆ Input Voltage	AV-	AV-		5.0 ±10%	Vss		AV+	
Comparator Characteristics	Conversion	Tcc		Comparator speed 1/1. At 12 x TCYC.	110%	11 (Tcyc≕ 0.92µs)		96 (T <sub>CYC</sub> = 8µs)	_
Compara	(with AL			Comparator speed 1/2. At 23 × TCYC.		21 (T <sub>CYC</sub> == 0.92µs)		92 (T <sub>CYC</sub> == 4 <i>µ</i> s)	μS
	Resolution					· · · · · · · · · · · · · · · · · · ·	8		Bit
	Absolute Accuracy			AV+≒V <sub>DO</sub>	1		± 1	± 2	
node)	Zero Scale Error	Ezs		AV-=Vss				± 1	LSE
2	Full Scale Error	Ers				111111111111111111111111111111111111111		± 1	
onverter in	Conversion Time	TCAD		AD speed 1/1. At 26 × TCYC		24 (T <sub>CYC</sub> = 0.92µs)		208 (T <sub>CYC</sub> = 8µs)	
o de la com				AD speed 1/2. At 51 x TCYC.	5.0 ±10%	47 (T <sub>CYC</sub> = 0.92μs)		204 (Τ <sub>CYC</sub> = 4μs)	μς
e s	Reference Input	AV+	AV+			AV-		Voo	\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \
รู	Voltage	AV-	AV-	]		Vss		AV+	V
AD Conversion Characteristics (AD converter	Reference Input Current Range	IRIF	AV+, AV-	$AV^+=V_{DD}$ $AV^-=V_{SS}$		75	150	300	μА
	Analog Input Voltage Range	VAIN	AD0toAD7			AV-		AV+	V
	Analog Port Input Current	IAIN	Port pins AD0 to AD7 (with the output circuit of the input/output multi-functional	Including output OFF leakage cur- rent. VAIN=VDD				1	μА
			port pins set to OD type)	VAIN=VSS		- 1	}		

Electrical Characteristics at Ta = -30°C to +70°C, Vss = 0V

c	)grs	meter	Symbol	Applied Pins	Conditions			Limits		
	aid	metel		and Remarks		V <sub>DD</sub> (V)	Min	Тур	Max	Ųnit
in No	orma	d Current I Operation ote 4)	IDDOP(1)	VDD	4.19MHz x 1/1: High-speed operation mode (TCYC = 0.95 us). And at sub clock oscil- lation	4.5to6.0		3	6	
			IDDOP(2)	VDD	4.19MHz x 1/2: High-speed operation mode (TCYC = 1.9 microseconds). And at 32kHz sub clock oscillation	4.5106.0		2	4	
			IDDOP(3)	Voo	4.19MHz x 1/32: Low-speed opera- tion mode (TCYC = 30.5 microseconds). And at 32kHz sub clock oscillation	3.0		0.3	1	mΑ
			IDDOP(4)	VDO	32kHz: Low-speed operation mode (TCYC=61 µs). 4.19MHz main clock = stop	2.7		0.15	0.5	
n St	andby	d Current y Opera- e (Note 4)	IDDST(1)	V <sub>DO</sub>	4.19MHz main clock = stop, 32kHz sub clock oscillation (HALT mode)	6.0		120	400	<del></del>
			IDDST(2)	VDD	_ (MALT INODE)	2.7		4	40	μΑ
in F	Fúll s	ed current standby n mode	IDDST(3)	Voo	Full standby mode (HOLD mode)	1.8			1	μm
(Ño	te 4)	)	IODST(4)	VDD	Full standby mode (HQLD mode)	6.0			10	
tion	ation	Oscillation Frequency	foscx	OSC1 OSC2	See Fig. 1. (Note 2)	3.0to6.0		4.19	1.00	MHz
Self-oscillation	Crystal Oscillation	Oscillation Stabilizing Period	tmxs	(Note 3)	See Fig. 3.				20	ms
ock Self	ic ition	Oscillation Frequency	fosccr		See Fig. 1. (Note 2)		3.92	4.0	4.08	MHz
Main Cl	Ceramic Oscillation	Oscillation Stabilizing Period	tMCFS		See Fig. 3.	Ţ <b></b>	····		10	ms
	$\vdash$	Oscillation Frequency	fx	X1, X2 (Note 3)	See Fig. 2.	2.7to6.0		32.768		kHz
Sub Clock Self-oscillation Condition	Crystal Os	Oscillation Stabilizing Period	tsxs		See Fig. 4.				10	s

<sup>(</sup>Note 3) For oscillation constants, refer to Tables 1 and 2.

<sup>(</sup>Note 4) The 'dissipated current' does not include the current flowing into the 1/O port transistors, pull-up/pull-down resistors.

<sup>(</sup>Note 5) When the internal clock is used, although according to the specifications TCKL(2) and TCKH(2)(=TCYC) are output from the SCK pin with the minimum clock width, there are cases where their clock widths become shorter than TCYC due to the value of the pull-up resistor. However, it is necessary to select a value for the pull-up resistor so that even at the minimum, these clock widths exceed the 0.3 µs stipulated for TCKL(1) and TCKH(1).




Fig. 1 Main clock oscillation circuit

Table 1. Guaranteed constants for Main clock oscillation

			***		
Oscillation type	Supplier	Oscillator	Ç01	COS	i
4.194304MHz	Kinseki	HC-49/U CL=13.2pF	15pF	15pF	
crystal osc	Nippon Denpa	AT-51 C <sub>L</sub> =16pF	22pF	22p <b>F</b>	
		CSA4.00MG	33p <b>F</b>	33pF	
4.0MHz	Murata	CST4.00MGW	Not required	Not required	*1
ceramic resonator osc	V	KBR-4.0MS	33pF	33pF	
163010001030	Kyocera	KBR-4.0MES	Not required	Not regulred	*1

CO1 and CO2 tolerance: Within ±10% (including wire capacitance)

CL: Internal load capacitance of a crystal oscill-ator \*1: Three-pin (C internally provided) ceramic resonator




Fig. 2 Sub clock crystal oscillation circuit

Table 2. Guaranteed constants for sub clock oscillation

Oscillation type	Supplier	Oscillator	CX1	CX2
32.768kHz crystal osc	Kyocera	KF-38G- 12P0200 CL=12pF	15pF	15pF

CL: Internal capacitance of a crystal oscillator CX1 and CX2 tolerance: Within  $\pm 10\%$  (including wire capacitance)




Fig. 3. Main clock oscillation stabilizing period




Fig.4. Sub clock oscillation stabilizing period




Fig.5. Input waveform of input clock (for main clock)





Fig. 6. Reset Circuit

(Note)
If power stabilizing time is zero, the reset time will be 10ms to 100ms with the CRES = 0.1µF.

If the power stabilizing period is rather long, the C<sub>RES</sub> value should be set properly so that the reset time period can be longer than the main clock oscillation stabilizing period.



Serial output load






Fig. 7 Serial clock timing



<AC zero cross detection>



<AC zero cross timing>




Fig. 8 AC zero cross detection

## LC65204A Instruction Set (by Function)

Convention

AC : ACcumulator

ACt : ACcumulator bit t

CF : Carry Flag

CTL : ConTrcL register

MSTEN : MaSTerinterrupt ENable flag

DP : Data Pointer

E : E register

bFn : Flag bit n

M M Memory PC : Program Counter STACK : STACK register bAt,bHa, bLa : Working register ZF : Zero Ftag

ŌП

: Indicates the content. : Transfer operation and its direction : Addition

M : Memory
M (DP) : Memory address specified by DP
P (DPL) : Input/output port specified by DPL
GP (DP) : Pseudo port specified by DP : Subtraction : And : Or : Exclusive Or

50		Mnemonic	Operation Code		_				Affected	
Instruction Group type		Mnemonic	D,D6D5D4	D3D2D1D0	Byte	Cycle	Operations	Operating Description	STS tlag(s)	Remarks
Instructions	CLA	Clear AC	1100	0000	1	1	AC - 0	Resets AC to 0.	ZF	• 1
Į	CLC	Clear CF	1110	0001	1	1	CF ←O	Resets CF to 0.	CF	
夏	STC	Set CF	1111	0001	1	1	CF -1	Sets CF to 1.	CF	
Ē	CMA	Complement AC	1110	1011	1	ı	AC ← (AC)	Inverte ell AC bits.	ZF	
pulation	INC	Increment AC	0000	1110	1	1	AC -(AC) +1	Increments AC by 1,	ZF CF	
Man	DE C	Decrement AC	0000	1111	1	ı	AC -(AC) -1	Decrements AC by 1.	ZF CF	
mulator	AAL	Rotate AC left through CF	0000	0001	1	1	ACO-ICF), AC++- (AC+), CF-(AC3)	Rotates AC left through CF.	ZF CF	
	TAE	Transfer AC to E	0000	0011	1	<u> </u>	E ←(AC)	Transfers AC to E.		
¥	XAE	Exchange AC with E	0000	1101	1	<u>                                     </u>	(AC) ≒(E)	Exchange the contents of AC and E.		
5	INM	Increment M	0010	1110	1	١.	M(DP)←(M(DP))+1	Increments M(DP) by I.	ZF CF	
Ę.	DEM	Decrement M	0010	1111	<u>                                     </u>	1	M(DP) ← (M(DP)) − 1	Decrements M(DP) by 1.	2F CF	
Memory Manipulation estructions	\$MB bit	ŞeiM data bii	0000	1 0 8 18 0	1	1	M(DP, B₁B₀) 1	Sets the M(DP) bit specified by B1B0,		
Memor	RMB bil	Reset M data bit	0010	1 0 8 180	1	1	M(DP, B <sub>1</sub> B <sub>0</sub> ) ← 0	Resets the M(DP) bit specified by B1B0.	ZF	
	AD	Add M to AC	0110	0000	1	1	AC-(AC)+(M(DP))	Adds AC and M(DP) in binary and sets its sum in AC.	ZF CF	
	ADC	Add M to AC with CF	0010	0000	1	1	AC-(AC)+(M(DP)) +(CF)	Adds AC and M(DP) with CF in binary and sets its sum in AC.	ZF CF	
	DAA	Decimal adjust AC in addition	1110	0110	1	'	AC -I ACI + 6	Adds 6 to AC.	ZF	
tions	DAS	Decimal adjust AC in subtraction	1110	1010	<u>'</u>	١	AC -(AC)+10	Adds 10 to AC.	ZF	
Instruct	EXL	Exclusive of M to AC	1 1 1 1	0101	1	,	AC-(AC)Y(M(DP))	Logically exclusive-Ora AC and M(DP) and sets its logical exclusive sum in AC.	ZF	
pare	AND	And M to AC	1110	0111	,	,	AC←(AC)∧(M(DP))	Logically Ands AC and M(DP) and sate its logical product in AC.	ZF	· 
and Com	OR	Or M 10 AC	1110	0101	1	ŀ	AC~(AC)∨(M(DP))	Logically Ors AC and M(DP) and sets its togical sum in AC.	ZF	
Operation a	СМ	Compare AC with M	1111	1011	1	ן   	(M(DP))+(AC)+1	Compares AC with M(DP), and sets or resets CF and ZF according to the result.  Comparison result	ZF CF	li.
	CI dala	Compare AC with immediate data	0010		2	2	13121,10 +(AC)+1	Compares AC with immediate data igitility, and eats or results CF and ZF according to the result.    Comparison result	ZF CF	
L	CL1 data	Compare DPL with immediate data	0 0 1 0	1 1 0 0		2	(DP(I¥I3I2I1Io	Compares DPL with immediate data	ZF	
	L) data	Load AC with Immediate date	1100		1	1	AC -13121110	Load immediate data [3]2[1]0 into AC.	ZF	<b>•</b> 1
	S	Store AC to M	0000	0010	1	1	M(0P) (AC)	Store AC to M(DP).		
8	ι	Load AC Irom M	0010	0001	1	1	AC-(M(DP))	Load M(DP) Into AC.	ZF .	Wasting or 55 in
Instructions	XM data	Exchange AC with M then modify DPH with immediate data.	1010	0 M2M1M0	1	2	(AC)=(M(DP)) DPH←(DPH)¥ 0 M2 M1 M0	Exchanges the contents of AC and M(DP), then logically exclusive-Ors (DP <sub>H</sub> ) and immediate data ONEM (M) and finally replaces DP <sub>H</sub> with the logical exclusive, sum.	ZF	Whather or not ZF is affected depends on the result of ex- clusive-Oring best tween (DPH) and OM2M1M0.
and Store	x	Exchange AC with M	1010	0000	1	2	(AC)=(M(DP))	Exchanges the contents of AC and M(DP).	ZF	Writher or not 2F is alfected depends on the DPH content at the time when the instruction is ax- ecuted.
Load	ХI	Exchange AC with M then increment DPL	1111	1110	1	2	(AC)=(M(DP)) DPL+(DPL)+1	Exchanges the contents of AC and M(DP) and then increments DPL by 1.	ZF	Whether or not 2F is affected depends on the DFL increment.
	ХD	Exchange AC with M then decrement DPs	1 1 1 1	111	1	2	(AC) = (M(DP)) DPL (DPL) 1	Exchanges the contents of AC and M(DP) and then decrements DPL by 1.	ZF	Whether or not 2F is affected depends on the DPL decrement.
	RTOL	Read table data from program ROM	0110	0011	•	2	AC.E←ROM (PCh.E, AC)	Replaces the PC low-order 8 bits with E and AC, and then loads the contents of the ROM address specified by the new PC contents into AC and E,		

		Branch Ins	tructions			<del></del>		homo :	nd Subroutin	n Instructi			Flag Manipulation Instru		Working	. Carrietar	Maninut	T-12-1	_	Date	a Po	inter 1	Manicul	ation	Instruction group type
	- a							<del> </del>			r				-			tion instruction	_		ucti	inter M	- F	_	group type
BNP1 addi	BPI ≱ddi	BNMI addi	BM1 adds	BNAI addi	BAI addi	\$8	BANK	ATI	CAL addi	CZP addi	JPEA	J.M.P. addr	RfB 11ag	SFB 11ag	SRBA	χι. Χιο Χι•	AH AH AH AH	X X X X X X X X X X X X X X X X X X X	XAH H	ILA .	IAL S	DED	E G	DZ data	
Busheth on no Port but	Branch on Port bit	Branch on no M bil	Brench on M bil	Branch on no AC bil	Branch on AC bil	Sel bank	Change bank		Cell subrousine in the zero bank  Resum siom subrousine	Call subroutine in the	Jump in the current page modified by E and AC	Jump in the current	Reset (189 bit	Set flag bit	Set Register Bank Address	Exchange OPL with working register bla	Exchange DPH with working register bHs	Exchange AC with working register bAt	Exchange AC with DPH		Transfer AC to DPL	Decrement DPL	Immediate data	DPs with Zero and DPs with immediate data respectively	Mramonic
0 0 1 1 P) P <sub>0</sub> P <sub>3</sub> P <sub>4</sub>	0 1 1 1 P1 P4 P3 P4	0 0 1 1 P,PBPsP4	0   1   1 P:P6P5P4	0 0 1 1 P7PaP5P4	0 1 1 1 P,P6P5P4	0110	1 1 1	0 0 1 0	P, P, P, P,	1 0 1 1	- - -	0 1 1 0 P,P6P5P4	0 0 0 1	0101	1111	1111	1111	0000	0 0 0	1110	<u>- </u> :	0 1 1 1	0 1 0 0	1000	Operati
t 01, to	1 0   1 to	0 1 t 1 t o P3 P2 P1 P0	0 1 t 1 t g P3 P3 P1 P0	0 01110 P3P2P1P0	0 0 tito P3P2PiPo	0 1 1 10	- 0 -	-	1 PIOP9 Pe	P3 P3 P1 P0	1010	1 PWP9P8)	B3 B2 B1 B0	81818180	0010	0 0 0 0 1 0 0	1 0 0 1 1 0 0	- 0 0 0 - 0 0 0 0 0 0		0	<u>-</u>  :	0 1 1 1	0 11 2 1 6 1	13 12 11 10	Operation Code D <sub>3</sub> D <sub>4</sub> D <sub>3</sub> D <sub>3</sub> D <sub>5</sub> D <sub>5</sub>
2	2 2	2 2	2 2		2 /		1		- 1		-	2		-		1 1			_		_	-   -		-	Bytes
				2	2 P			- O B	- N				<u>-</u>						ΗΞ	$\vdash$ +			-	-	Cycles
	1	PC) 100 - P) P8P5P4 P5P1 P0 11 [M  DP 1 1101] = 0	(MIDP. ( 1 (d) = 1	PC7100 P7P4P5P4 P3P7P1P0 11 AC1=0	PC1m0 ← P1PaP5P4 P3P2P1P0 if AC1=1	R⊖F←hlo	PC <sub>II</sub> ← [PO <sub>II</sub> ] gP(DP)	PC ←(STACK) CF ZF ←CSF.ZSF	STACK ~ (PC) + 2 PC <sub>1100</sub> ~ 00 P <sub>10</sub> P <sub>9</sub> P <sub>5</sub> P <sub>7</sub> P <sub>0</sub> P <sub>5</sub> P <sub>4</sub> P <sub>3</sub> P <sub>4</sub> P <sub>1</sub> P <sub>0</sub> PC ~ (STACK)	STACK ← (PC) + 1 POlite, POlite ← 0 POsta2 ← P3 P2 P1 P6	PC7‰0 ←[E.AC)	PC ← PC11 or (inverted PC11) PigPgPgPgPgPg PgPgPgPgPg	bFnO	bFn1	RBF ← 1110 of SB	(DP () \$(bL0) (DP () \$(bL1)	(DPH) 파(bHO) (DPH) 파(bH1)	(AC) = (bA0) (AC) = (bA1) (AC) = (bA2) (AC) = (bA3)	(AC) \$ (DPH)		DP ( -{AC)	Db1 - (Db1) - 1 Db1 - (Db1) + 1	DPH ← 13121110	DPH = 0 DPL = 13121110	Operations
Makes program brench to a specified address in this pame page of program brench to a specified port PIDE I or paucide port PIDE I or paucide port PIDE I or page I of the	Wakes program branch to a specified by the program branch to a specified program branch to a specified program of the program	Makes program branch to a specified pdf east hith same page if a specified pdf east hith same page if a specified of the pdf east hit as specified of the pdf east hit as specified east hit as specified east as and another immediate data tito used to specify the desired bit.	Wakes program branch to a specified pldress in the sense page if a specified with the sense page if a specified M(pb) bit is a specified M(pb) bit is a specify specified page in the immediate daily bifleficates and a used to appetify a data tito used to specify the desired bit.	Makes program branch to a socilled addiss. In the semen page, the social addiss. In the semen page, the social resource of the sementary of th	Makes program branch to a specified additional in the pame page. Not a specified AC bit is set to the pame page that immediate data Prices are page page to the page page page page page page page pag	Specifies working register and flag banks.	Specifica new ROM banks or pseudo ports.	Returns to main routine from an interrupt servicing routine.	Calls a subroutine in bank 0.  Returns to main routine from a sub-	Calls a subroutine in page 0 of bank 0.	Replaces lower order 8 bits of PC with E and AC and then jumps to the address specified by the new PC content.	Makes program jump to the address specified by PC11 (or inverted PC11) and immediate data P10PgPgP7PgP5PaP3 P2P1P0.	Reests a specified flag in replacer bunk to (alreedy selected), Note that immediate date 83828180 is used to specify the flags.	Sets a specified flag in register bank b (already selected). Note that immediate data B3B2B1B0 is used to specify the flags.	Sets the bank value given by the SB instruction in the register bank flag.	Exchanges the contents of DPL side specified working register in re- gister bank b (already selected). Note that bit a is used to specify working registers bid, and but.	Exchanges the contents of UPH and a specified working register in re- gleter bank b (already selected). Note that bit a is used to specify working registers bHO and bHI.	Exchanges the contents of Ac, and a specified working register in register bank b (sireedy selected). Note that bits it and to are used to specify working registers bAO, bAI, bA2 and bA5.	DPH.	ere OPL content to AC.	ntent to DP	Decrements DPL content by 1.	Loads immediate data igizi110 into DPH.	Loads zero and immediate data [3]2[1] ID Into OPH and OPL, respectively.	Operating Description
								ZF CF					ZF							26	1	ZF ZF			Affected STS Flag(s)
The magmonic will change from BNP0 to BNP3 depanding on the value of Immediate data tito	The mismonic will change from BPO to BP3 departing on the value of immediate data Lito.	The mnemonic will change from BNMO to BNMO opposition on the value of immediate data (110.	The mnemonic will change from BMD to BMD to BMD depending on the value of Immediate date 11to.	The mamonic will change from BNAO to BNAO depending on the unite of im-mediate data tito.	The mnemonic will change from BAO to 6A3 depending on the value of immediate data 115b.							If executed immedi- acting after the BANK instruction, the current bank value will be changed (bit PCII is inverted).	Finge are divided into ling ground: OF7 to OF7, OF8 to OF7, OF8 to OF8, OF8 to												Remarks

Instruction Group type	Mnemonic	Maemonia	Operation	in Code	£	B	Operations	Operating Description	Allected STS	Remarks
Str		Milenonic	D7 D6 D5 D4	$D_3D_2D_1D_0$	Byt	Š	0,000	operating observation	flag(s)	
= 6	BC addr	Branch on CF	0 0 1 1 P <sub>2</sub> P <sub>6</sub> P <sub>5</sub> P <sub>4</sub>	1 1 1 0 P3P2P1P0	2	2	PC7160~P7P6P5P4 P3P2P1P0 II CF=1	Makes program branch to a specified address in the same page if CF is set. Note that immediate data P7P8 P5P4P7P1P0 is used to specify addresses.		•
D	BNC addr	Branch on no CF	0 0 1 1 P <sub>7</sub> P <sub>6</sub> P <sub>5</sub> P <sub>4</sub>	1 1 1 1 P <sub>3</sub> P <sub>2</sub> P <sub>1</sub> P <sub>0</sub>	2	2	PC7100-P7P6P5P4 P3P2P1P0 H CF=0	Makes program branch to a specified address in the same page. If CF esset, Note that immediate data PyFab-paraPaPaPaPaPa is used to specify addresses.		
Instruction	BZ addr	Branch on ZF	0 1 1 1 P <sub>7</sub> P <sub>5</sub> P <sub>5</sub> P <sub>4</sub>	1 1 1 0 P <sub>3</sub> P <sub>2</sub> P <sub>1</sub> P <sub>0</sub>	2	2	PC7100~P7P6P5P4 P3P2P1P0 II ZF=1	Makes program branch to a specified address in the same page if ZF is set. Note that immediate data P7 Pp79Pa792P1P0 is used to specify addresses.		
Branch	BNZ addr	Branch on no ZF	0 0 1 1 P1P6P5P4	1 1 1 0 P3P3P1P0	2	2	PC7100←P7P6P5P4 P3P2P1P0 II ZF=0	Makes program branch to a specified address in the same page II ZF is ease! Note that immediate data PyPepAPAPP2P1P0 is used to specify addresses.		•
	BFn addr	Branch on flag bli	1 1 0 1 P <sub>7</sub> P <sub>6</sub> P <sub>5</sub> P <sub>4</sub>	п 3 п 2 ñ 1 ñ 0 Р 3 Р 2 Р 1 Р 0	2	2	PC7100←P7P6P5P4 P3P2P1P0 II bFn=1	Makes program branch to a specified eddress in the same page if a sopcified lag bit one of the 15 flag bits) in register bank b (afready selected) as et. Note that immediate data ndagnis uses to suspectly the mediate data PPSPS-PagPsP 190 used to specify the desired address.  Makes regram branch to a specified		The mnemonic changes from BF0 to BF15 sccording to the values of n.
	BNZ addr	Branch on no flag bit		n 3 n 2 n 1 n 0 P 3 P 2 P 1 P 0	2	2	PC7100-P7P6P5P4 P3P2P1P0 II bFn=0	to specify the desired address. Makes program branch to a specified address in the same page it a specified leg but tone of the a specified leg but tone of the accept selected leg reset. Note that immediate data opponing is used to specify the desired flag bit and appearing the selected leg page 1979 page		The mnemonic changes from BNF0 to BNF15 sccording to the values of n.
	1P	Input port to AC	0000	1 1 0 0	ī	1	AC-(P(DPL)) or (GP(DP))	Inputs date to AC from the port P(DPL) or pseudo port GP (DP).	ZF	
Instructions	0P	Oulput AC to port	0 1 1 0	0001	1	1	P(DPL) or ← (AC) GP(DP)	Outcute date to the port P(DPL) or pseudo port GP(DP) from AC.		
Input/output Ins	SP8 bit	Set port bit	0000	0   B <sub>1</sub> B <sub>0</sub>	1	2	P(DPLB1B0) ← 1 or GP(DP, B1B0)	Sets a specified bit of the port P(DPL) or pseudo port GP (DP), Note that Immediate data BIBO is used to specify the desired port bit.		If executed, the content of the E register will be destroyed.
Ē	RPB bil	Reset port but	0010	0 1 B <sub>1</sub> B <sub>0</sub>	1	2	P(DPL.B1B0) - 0 or GP(DP, B1B0)	Resets a specified bit of the port P(DPL) or oseudo port GP (DP). Note that Immediate deta BIBO is used to specify the desired port bit.	ZF	if executed, the content of the Eregister will be destroyed.
2	SCTL bit	Sel control register bit	0 0 1 0 1 0 0	1 1 0 0 B <sub>3</sub> B <sub>2</sub> B <sub>1</sub> B <sub>0</sub>	2	2	CTL, 83B2B1 80 ← 1 or MSTEN← 1	Sets a specified bit of the control register (individual interrupt enable flap) or the master interrupt enable liag. Note that immediate data 8,3628 Bg is used to specify the desired bit.	· · · · · ·	<b>*</b> 2
er Instruction	RCTL bit	Reset control register bit	0 0 1 0	1 1 0 0 8 <sub>3</sub> 8 <sub>2</sub> 8 <sub>1</sub> 8 <sub>0</sub>		2	CTL, 83828180 - 0 or msten-0	Resets a specified bit of the control register (individual interrupt enable flag) or the master interrupt enable flag. Note that immediate data 83828 Bo is used to specify the desired bit.	ZF	<b>*</b> 2
Other	HALT	Hall	1111	0110	ī	ī	Hall, Hold	Places the chip in the standby mode.		
ļ	NOP	No operation	0000	0000	7	٦	No operation	The CPU runs lidle for one machine cycle.		

<sup>\*1:</sup> If two or more Li or CLA instructions are executed continuously, only the first instruction will be executed normally. However, the instructions following the first will be handled as the NOP instructions.

\*2: B3B2B1B0 = 0000B to 1000B

#### On the LC65204A user mask option code specification


#### Overview

The user mask option data for the LC65204A should be stored to an EPROM as well as program code and then sent to Sanyo.


With the Sanyo cross assembler for the LC65204A, the user is allowed to specify option codes in the conversation mode and the user option data can be set in an EPROM properly with ease.


If the Sanyo cross assembler is not used, the option code should be specified in the following manner (this corresponds to the format of the cross assembler):

#### EPROM address map





## Contents of User option codes








These bits should always be set to '0'.

















## Programming Considerations

• The user application programs for the LC65204A should be developed with the following considerations in mind.

	Item	Functions	Consideration
	System clock mode	The LC65204A allows the user to select the desired system clock source from the following four by software.  (1) Main clock 1/1 mode (Tcyc = 0.95us)  (2) Main clock 1/2 mode (Tcyc = 1.90us)  (3) Main clock 1/32 mode (Tcyc = 30.6us)  (4) Sub clock mode (Tcyc = 61us)  (Note) Main clock = 4.19MHz and Sub clock = 32.768kHz	<ul> <li>The main clock oscillation is always required at the system start-up.</li> <li>If your application uses the sub clock, the clock should be selected.</li> </ul>
register as shown below:    CMF		CMF System clock mode  0 Main clock 1/32 mode (at the reset)  1 Main clock 1/1 mode  2 Main clock 1/2 mode	<ul> <li>When the current system clock mode needs to be changed, the user should confirm that the main clock oscillation has become stabilized or that the MCSTP flag has been set to '0' in the external clock input mode.</li> <li>The current system clock mode will be switched to the desired mode in 64 cycles (64/fMOSC, Max.) after the CMF flag is set properly. If the user wants the LC65204A to enter a standby mode after the system clock switching, the above switching time period should be kept in mind. That is, the user should execute the HALT instruction after the switching time elapses.</li> </ul>
	Main clock control (oscillation stop/start)	The main clock oscillation can be controlled (stop and start) by writing data to the MCSTP flag of the system clock control register as shown below:  MCSTP Main clock oscillation mode  D Start (at the reset)  1 Stop	<ul> <li>Be sure not to set the MCSTP to '1' if one of the main clock mode has been used as the system clock.</li> <li>If the MCSTP is set to '1', it should be confirmed that the sub clock is already specified and the switching time above mentioned is over.</li> <li>If one of the main clock modes is started from the main clock 'stop' mode, it should be confirmed that the MCSTP is set to '0' and the main clock oscillation stabilizing time period (tMXS or TMCFS) is over.</li> </ul>
tion	HALT mode start/release	*Start> The HALT mode will be started if the HALT instruction is executed with the SLPF flag of the standby control register set to '0'. Note that the instruction will be processed as the NOP instruction If one of the following conditions is satisfied. *Release> (1) Reset (2) The PB3/START pin is set to 'H' with the WG2 = 1. (3) The Interrupt release signal becomes active with the WG3 = 1.	If the HALT mode needs to be released based on the PB3/START pin level ('H') or the interrupt release signal, the WG2 or WG3 flag must be set prior to the execution of the HALT instruction.
Standby Function	HOLD mode start/release	(4) Time base overflow	Execute one NOP instruction before issuing the HALT instruction to place the microcomputer in the HOLD mode.     If the HOLD mode needs to be released based on the P83/START pin level, it should be confirmed that the WG1 flag is set and the active oscillation clock.
		<pre> <release> (1) Reset (2) The PB3/START pin is set to 'H' with the WG1 = 1. </release></pre>	(either main clock x 1/128 or sub clock) is used as the time base source clock prior to the execution of the HALT instruction.

Item	Functions	Consideration				
Watchdog reset (only in case when the optional watchdog function has been selected)	The watchdog reset function uses the time base timer to allow program upset and watchdog reset.	<ul> <li>The routine must be included in the user application program in order to reset the TBF flag within a certain fixed time (maximum time base timer overflow cycle). In this case, be sure not to overlap the time base interrupt request signal timing with the TBF flag reset timing.</li> <li>The active oscillation clock should be used as the time base clock source.</li> <li>If the time base interrupt request flag (TBF) is set to '1' prior to the HALT mode activation, the HALT mode will be released due to the time base overflow signal and at the same time the watchdog reset signal becomes active. In order to prevent the watchdog reset at the HALT mode release, (1) reset the TBF immediately before executing the HALT instruction or (2) set the time base interrupt enable flag (TBEN) and the HALT release enable flag (WG3: release due to the interrupt) before executing the HALT instruction.</li> </ul>				
Interrupt Enable flag (control register: 5 bits)	<ul> <li>Five flags are provided to control the five interrupt sources on one-to-one basis. To enable a certain interrupt request, its corresponding interrupt enable flag must be set. (For this purpose, the SCTL0 to SCTL7 instructions can be used. Note that multiple flag bits cannot be accessed at the same time.)</li> <li>All the interrupt enable flags are reset at the system reset.</li> </ul>	<ul> <li>No flag is reset after interrupt processing terminates. In resetting a certain flag, Issue the RCTL instruction to that flag.</li> <li>All the flags are reset at the HOLD mode start. Set the desired flag after the HOLD mode is released.</li> </ul>				
Interrupt request flag	<ul> <li>Five Interrupt request flags are provided to the five interrupt sources on an one-to-one basis. These flags are assigned to a pseudo port. To reset the flag bits, data is loaded to the AC (ACcumulator) by the 'BANK + IP' instructions and then output to the port by the 'BANK + OP' instructions. Note that any bit cannot be set. The data bit that corresponds to the flag bit to be reset should be set to '0' and the remaining data bits should be set to '1'. This data should be first set in the AC and then output to the interrupt request register by the 'BANK + OP' instructions.</li> <li>At the reset, all the flags except for the timer 1 interrupt request flag (TM1F) are set to all '0'.</li> <li>The SIOF is reset the moment when the serial data transfer is started.</li> </ul>	<ul> <li>No flag is reset after interrupt processing terminates. Every time when a certain interrupt processing is performed, be sure to reset the flag that corresponds to the interrupt source. Note that if the interrupt request flag needs to be reset, it should be confirmed that the master interrupt enable flag, and at the same time the individual interrupt enable flag that corresponds to that interrupt source are both reset or either one is reset.</li> <li>All the flags are reset at the HOLO mode start-up.</li> <li>Be sure not to Issue the 'BANK + SPB/RPB' instructions to the interrupt request register.</li> </ul>				

## Considerations on Program Evaluation

 The application programs for the LC65204A should be evaluated on the evaluation chip (LC65999 or LC65PG20X/40X) with the following considerations in mind.

E 9		Func	tion	0 11 11
ltem type	Item	Production chip	EVA chip	Consideration
	RAM capacity	RAM capacity of 256 x 4 bits	The desired RAM capacity can be selected by using the RC and RC2 pins.	Set the RC and RC2 pins properly in accordance with the production chip RAM capacity.
Settings	Stack levels	8 levels	The desired stack level can be set by the STC pin.	Set the STC pin properly in accordance with the production chip setting.
Function	Output type of ports C and D	Pch high-voltage withstand input/output	The circuit type of ports C and D can be set to the Pch high-voltage withstand input/output or the Nch medium-voltage withstand input/output by the C/FLSEL pin.	Set the C/FLSEL pin properly in accordance with the production chip circuit type.
	Oscillation circuit	Connect the desired oscillator with pins OSC1, OSC2, X1 and X2.	If the EVA chip board is used for program evaluation, the desired oscillator can be selected by using the jump switch on the board. The simulation chip has the same optional selection as the production chip.	[EVA chip board] Set the jumper switch properly in accordance with the production chip option setting, [simulation chip] Connect the same oscillation as that of the production chip to pins OSC1, OSC2, X1 and X2.
	Output level of ports C and D at the reset four bits of the port C or D can be set to the 'H' or 'L' at the same time.		Port C can set to the 'H' or 'L' by the CHL pin while port D by the DHL pin.	Set the CHL and DHL pins properly in accordance with the production chip option setting.
SU	Watchdog reset function	The watchdog reset function based on the time base timer can be selected.	The watchdog function can be activated or inactivated by using the WDC pin.	Set the WDC pin properly in accordance with the production chip option setting.
Optional functions	AC zero cross detection circuit	The AC zero cross detection circuit can be internally added to the PF3/INTO pin.	The AC zero cross detection circuit can be internally activated by the ACZ/INTO pin.	Set the ACZ/INTO pin properly in accordance with the production chip option setting.
Optic	Port output type: PU and OD	The output type of each port pin can be set to the PU or OD (on a single-bit manipulation basis).	No pull-up resistor output can be selected. All the port pins are set to the Nch OD output type.	[EVA chip board] Connect the 10kohm of external resistor to the target port. [Simulation chip] Connect a resistor to the target port of the user application board.
	PU resistor	This resistor is used with the port pin that enters the high impedance state (Hi-Z OFF) a the 'L'-level output.		On the production chip, only the leakage current flows into the Pch Tr. at the 'L' output. However, the current flow continues through the pull-up resistor on the EVA chip. Please remember.
	Port output type: PD and OD	The output type of each port pin can be set to the OD or PD (on a single-bit manipulation basis).	· ·	[EVA chip board] Connect the 100kohm of external resistor to the target port. [Simulation chip] Connect the external resistor to the target port of the user application board. Note that the user application board should have its own load power supply.

Εģ		Fund	otion	
Item type	Item	Production Chip	EVA Chip	Consideration
ation	Main clock oscillation constant	[Crystal oscillation] and [Ceramic oscillation] If the guaranteed constant listed in this catalog is used, the standard oscillation frequency is produced.	[Crystal oscillation] and [Ceramic oscillation] The EVA chip differs from the production chip in oscillation circuit design and characteristics. In addition, the oscillation may be unstable due to wire capacitance.	[Crystal oscillation] and [Ceramic oscillation] External constants should be fine-adjusted according to the evaluation environment.
Oscillation	Sub clock oscillation constant	[Crystal oscillation] If the guaranteed constant listed in this catalog is used, the standard oscillation frequency is produced.  (19)	(Crystal oscillation) The EVA chip differs from the production chip in oscillation circuit design and characteristics. In addition, the oscillation may be unstable due to wire capacitance.	[Crystal oscillation] External constants should be fine-adjusted according to the evaluation environment.
	Oscillation frequencies of main clock and sub clock	The oscillation frequency characteristics are shown in this catalog.	The EVA chip differs from the production chip in circuit design and characteristics.	The detailed evaluation should be performed on the ES and CS.
Characteristics	Operation current and Standby cur- rent	The current characteristics are shown in this catalog.	The EVA chip differs from the production chip in circuit design and characteristics.	The standby current cannot be evaluated in detail. However, the standby function can be confirmed in the manner as shown in the manual. Be sure to check the standby function in that way. The characteristics should be evaluated in detail on the EC and CS.
Electrical Cha	Operating power supply voltage	The operating power supply voltage range is shown in this catalog.	The power supply voltage range is limited to the the range for the EPROM and other LSIs.	The EVA chip should operate in the operating power supply voltage range of VDD=5V ±5%. The operating voltage range of the EPROM and other LSIs should not be exceeded. This means that the functions in the entire operating range of the production chip cannot be evaluated.
	Operating ambient temperature	The operating ambient temperature is shown in this catalog.	Guaranteed temperature range: 10 °C to 40 °C	The operating temperature range of the EVA chip and the simulation chip should be from 10 °C to 40 °C.
Function	ROM capacity	The LC65204A has the 4Kbyte ROM. This means that the JMP and BANK + JMP instructions allow program to jump to the entire ROM area. Note that the SB + JMP instructions cannot be used.	Up to 8Kbytes of ROM can be externally added to the chip. The SB + JMP, BANK + JMP and JMP instructions allow program to jump to the entire ROM area.	It should be confirmed that the application program size is less than 4K bytes.

- No products described or contained herein are intended for use in surgical implants, life-support systems, aerospace equipment, nuclear power control systems, vehicles, disaster/crime-prevention equipment and the like, the failure of which may directly or indirectly cause injury, death or property loss.
- Anyone purchasing any products described or contained herein for an above-mentioned use shall:
  - ① Accept full responsibility and indemnify and defend SANYO ELECTRIC CO., LTD., its affiliates, subsidiaries and distributors and all their officers and employees, jointly and severally, against any and all claims and litigation and all damages, cost and expenses associated with such use:
  - ② Not impose any responsibility for any fault or negligence which may be cited in any such claim or litigation on SANYO ELECTRIC CO., LTD., its affiliates, subsidiaries and distributors or any of their officers and employees jointly or severally.
- Information (including circuit diagrams and circuit parameters) herein is for example only; it is not guaranteed for volume production. SANYO believes information herein is accurate and reliable, but no guarantees are made or implied regarding its use or any infringements of intellectual property rights or other rights of third parties.