



LA6324M

Monolithic Linear IC

HIGH-PERFORMANCE QUAD OPERATIONAL AMP

The LA6324M consists of four independent, high-performance, internally phase compensated operational amplifiers that are designed to operate from a single power supply over a wide range of voltages. These four operational amplifiers are packaged in a single package. As in case of conventional general-purpose operational amplifiers, operation from dual power supplies is also possible and the power dissipation is low.

It can be applied to various uses in commercial and industrial equipment including all types of transducer amplifiers, DC amplifiers.

#### Features

- No phase compensation required
- Wide operating voltage range: 3.0 to 30.0V (single supply)  
 $\pm 1.5$  to  $\pm 15.0$ V (dual supplies)
- Input voltage range includes the neighborhood of GND level and output voltage range  $V_{OUT}$  is from 0 to  $V_{CC} - 1.5$ V.
- Small current dissipation:  $I_{CC} = 0.6\text{mA typ}$  at  $V_{CC} = +5\text{V}$ ,  $R_L = \infty$
- Mini flat package enabling compactness of sets


#### Maximum Ratings/ $T_a = 25^\circ\text{C}$

		unit
Maximum supply voltage	$V_{CC}$ max	32 V
Differential input voltage	$V_{ID}$	32 V
Maximum input voltage	$V_{IN}$ max	$-0.3 \sim +32$ V
Allowable power dissipation	$P_d$ max	330 mW
Operating temperature	$T_{opg}$	$-30 \sim +85$ °C
Storage temperature	$T_{stg}$	$-55 \sim +125$ °C


#### Operating Characteristics/ $T_a = 25^\circ\text{C}$ , $V_{CC} = +5\text{V}$

	Test circuit	min	typ	max	unit
Input offset voltage	$V_{IO}$	1	$\pm 2$	$\pm 7$	mV
Input offset current	$I_{IO}$	$I_{IN(+)} / I_{IN(-)}$	2	$\pm 5$	nA
Input bias current	$I_B$	$I_{IN(+)} / I_{IN(-)}$	3	45	250 nA
Common-mode input voltage range	$V_{ICM}$	4	0	$V_{CC} - 1.5$	V
Common-mode rejection ratio	CMR	4	65	80	dB
Large amplitude voltage gain	$V_G$	$V_{CC} = 15\text{V}$ , $R_L \geq 2\text{k}\Omega$	5	25	100 V/mV
Output voltage range	$V_{OUT}$		0	$V_{CC} - 1.5$	V
Power supply voltage rejection	SVR	f=1k to 20kHz	65	100	dB
Channel separation				120	dB
Current dissipation	$I_{CC}$	8	0.6	2	mA
	$I_{CC}$	$V_{CC} = 30\text{V}$	8	1.5	3 mA


#### Equivalent Circuit (1 unit)



#### Pin Assignment



#### Case Outline 3034A-M14IC (unit:mm)







Specifications and information herein are subject to change without notice.



SANYO Electric Co.,Ltd. Semiconductor Overseas Marketing Div.  
15-13, 6 chome, Sotokanda, Chiyoda-ku, TOKYO 101 JAPAN

Continued from preceding page.

	I <sub>O</sub> source	V <sub>IN+</sub> =1V, V <sub>IN</sub> =0V	Test circuit	min	typ	max	unit
Output current (sink)	I <sub>O</sub> sink	V <sub>IN+</sub> =0V, V <sub>IN</sub> =1V		9 mA	20	40	mA

**Test Circuits****1 Input offset voltage V<sub>IO</sub>****2 Input offset current I<sub>IO</sub>****3 Input bias current I<sub>B</sub>****4 Common-mode rejection ratio CMR****Common-mode input voltage range V<sub>ICM</sub>****5 Voltage gain VG**

$$VG = \frac{(E_{K1} - E_{K2})(1 + R_2/R_1)}{V_{F8} - V_{F7}}$$

**6 Power supply rejection ratio SVR****7 Channel separation CS**










SW: a


$$CS(A \rightarrow B) = 20 \log \frac{R_2}{R_1} \frac{V_{OA}}{V_{OB}}$$

SW: b

$$CS(B \rightarrow A) = 20 \log \frac{R_2}{R_1} \frac{V_{OB}}{V_{OA}}$$


These apply also to other channels.

8 Current dissipation  $I_{CC}$ 9 Output current  $I_O$  source10 Output current  $I_O$  sink




#### ■ Sample Application Circuits


##### Noninverting DC amplifier



##### Inverting AC amplifier



##### Rectangular wave oscillator



Information furnished by SANYO is believed to be accurate and reliable. However, no responsibility is assumed by SANYO for its use; nor for any infringements of patents or other rights of third parties which may result from its use, and no license is granted by implication or otherwise under any patent or patent rights of SANYO.