HD6850, HD68A50

ACIA (Asynchronous Communications Interface Adapter)

The HD6850 Asynchronous Communications Interface Adapter provides the data formatting and control to interface serial asynchronous data communications information to bus organized systems such as the HMCS6800 Microprocessing Unit.


The bus interface of the HD6850 includes select, enable, read/write, interrupt and bus interface logic to allow data transfer over an 8-bit bi-directional data bus. The parallel data of the bus system is serially transmitted and received by the asynchronous data interface, with proper formatting and error checking.


The functional configuration of the ACIA is programmed via the data bus during system initialization. A programmable Control Register provides variable word lengths, clock division ratios, transmit control, receive control, and interrupt control. For peripheral or modem operation three control lines are provided.

FEATURES


- Serial/Parallel Conversion of Data
- Eight and Nine-bit Transmission
- Insertion and Deleting of Start and Stop Bit
- Optional Even and Odd Parity
- Parity, Overrun and Framing Error Checking
- Optional ÷ 1, ÷ 16, and ÷ 64 Clock Modes
- Up to 500kbps Transmission
- Programmable Control Register
- N-channel Silicon Gate Process
- Compatible with MC6850 and MC68A50

BLOCK DIAGRAM





■ PIN ARRANGEMENT



■ ABSOLUTE MAXIMUM RATINGS

Item	Symbol	Value	Unit
Supply Voltage	V _{cc} *	-0.3 ~ +7.0	٧
Input Voltage	V _{in} *	-0.3 ~ +7.0	V
Operating Temperature	Topr	-20 ~ +75	°C
Storage Temperature	T _{stg}	-55 ∼ +150	°C

^{*} With respect to V_{SS} (SYSTEM GND)

(NOTE) Permanent LSI damage may occur if maximum ratings are exceeded. Normal operation should be under recommended operating conditions. If these conditions are exceeded, it could affect reliability of LSI.

■ RECOMMENDED OPERATING CONDITIONS

Item	Symbol	min	typ	max	Unit
Supply Voltage	V _{cc} *	4.75	5.0	5.25	V
1 W-1	V _{IL} *	-0.3	_	0.8	V
Input Voltage	V _{IH} *	2.0	_	V _{cc}	V
Operating Temperature	Topr	-20	25	75	°C

^{*} With respect to V_{SS} (SYSTEM GND)

■ ELECTRICAL CHARACTERISTICS

• DC CHARACTERISTICS (V_{CC}=5V±5%, V_{SS}=0V, Ta=-20~+75°C, unless otherwise noted.)

Item		Symbol	Test Condition	min	typ*	max	Unit
Input "High" Voltage	All Inputs	V _{IH}		2.0		Vcc	V
Input "Low" Voltage	All Inputs	VIL		-0.3	-	0.8	V
Input Leakage Current	R/W, CS ₀ , CS ₁ , CS ₂ , E	lin	V _{in} =0~5.25V	-2.5	_	2.5	μΑ
Three-State (Off State) Input Current	D ₀ ~D ₇	ITSI	V _{in} =0.4~2.4V	-10	-	10	μΑ
Output "High" Voltage	D ₀ ~D ₇		l _{OH} =-205μA, Enable Pulse Width <u>≤</u> 25μs	2.4	-	- ,	v
	TxData, RTS	V _{ОН}	I _{O H} =-100μA, Enable Pulse Width <u>≤</u> 25μs	2.4	-	-	
Output "Low" Voltage	All outputs	VoL	I_{OL} =1.6mA,Enable Pulse Width \leq 25 μ s	-	_	0.4	V
Output Leakage Current (Off State)	IRQ	Іьон	V _{OH} =2.4V	_	_	10	μА
Power Dissipation		Po		_	300	525	mW
	D ₀ ~D ₇			–	_	12.5	
Input Capacitance	E, TxCLK, RxCLK, R/W, RS, RxData, CS ₀ , CS ₁ , CS ₂ , CTS, DCD	C _{in}	V _{in} =0V, T _a =25°C, f=1,0MHz	_	-	7.5	pF
Output Conssitence	RTS, TxData		V _{in} =0V, T _a =25°C,	-	-	10	ρF
Output Capacitance	IRQ	Cout	f=1.0MHz	_	_	5.0] PF

[•] Ta=25°C, VCC=5V

HD6850, HD68A50-

• AC CHARACTERISTICS

1. TIMING OF DATA TRANSMISSION

Item	Symbol	Test Condition	min	typ	max	Unit	
Minimum Clock Pulse Width	÷16, ÷64 Modes	PW _{CL}	Fig. 1	600	_	_	ns
Minimum Clock Pulse Width	÷16, ÷64 Modes	PW _{CH}	Fig. 2	600	-	_	ns
a	÷1 Mode	_		_	_	500	kHz
Clock Frequency	÷16, ÷64 Modes	f _c		_	-	800	
Clock-to-Data Delay for Transmitter		t _{TDD}	Fig. 3	_	_	1.0	μs
Receive Data Setup Time	÷ 1 Mode	t _{RDSU}	Fig. 4	500	-	_	ns
Receive Data Hold Time	÷ 1 Mode	t _{RDH}	Fig. 5	500	_	-	ns
IRQ Release Time		t _{IR}	Fig. 6	_	_	1.2	μs
RTS Delay Time		tRTS	Fig. 6	_	_	1.0	μs
Rise Time and Fall Time	Except E	t _r , t _f		_	_	1.0*	μs

^{* 1.0} µs or 10% of the pulse width, whichever is smaller.

2. BUS TIMING CHARACTERISTICS

1) READ

Item	Symbol	Test	Test HD6850		HD68A50			Unit	
nem	Зуппоот	Condition	min	typ	max	min	typ	max	Oiiit
Enable Cycle Time	t _{cycE}	Fig. 7	1.0	_	-	0.666	_	-	μs
Enable "High" Pulse Width	PWEH	Fig. 7	0.45	_	25	0.28	_	25	μs
Enable "Low" Pulse Width	PW _{EL}	Fig. 7	0.43	-	-	0.28	_	_	μs
Setup Time, Address and R/W valid to Enable positive transition	tas	Fig. 7	140	_	_	140	_	_	ns
Data Delay Time	toda	Fig. 7	_	_	320	-	_	220	ns
Data Hold Time	t _H	Fig. 7	10	-	_	10	_	_	ns
Address Hold Time	t _{AH}	Fig. 7	10	_	_	10	_	_	ns
Rise and Fall Time for Enable Input	t _{Er} , t _{Ef}	Fig. 7	-	_	25	_	_	25	ns

2) WRITE

Item	Symbol	Test		HD6850	ו	HD68A50			Unit
Item	Symbol	Condition	min	typ	max	min	typ	max	Uiiit
Enable Cycle Time	t _{cycE}	Fig. 8	1.0	_	_	0.666	_	_	μs
Enable "High" Pulse Width	PWEH	Fig. 8	0.45	_	25	0.28	1	25	μs
Enable "Low" Pulse Width	PWEL	Fig. 8	0.43	_	_	0.28		_	μs
Setup Time, Address and R/W valid to Enable positive transition	tas	Fig. 8	140	_	_	140	-	-	ns
Data Setup Time	t _{DSW}	Fig. 8	195	_	_	80	-	_	ns
Data Hold Time	t _H	Fig. 8	10	_	_	10	-	-	ns
Address Hold Time	t _{AH}	Fig. 8	10	_	_	10	_	-	ns
Rise and Fall Time for Enable Input	ter, ter	Fig. 8	-	_	25	_	_	25	ns




Figure 1 Clock Pulse Width, "Low" State




Figure 2 Clock Pulse Width, "High" State




Figure 3 Transmit Data Output Delay




Figure 4 Receive Data Setup Time (÷1 Mode)




Figure 5 Receive Data Hold Time (÷1 Mode)




Figure 6 RTS Delay and IRQ Release Time




Figure 7 Bus Read Timing Characteristics (Read information from ACIA)




Figure 8 Bus Write Timing Characteristics (Write information into ACIA)




Figure 9 Bus Timing Test Loads





Figure 10 110 Baud Serial ASCII Data Timing



BAUD RATE	150	300	_
CHARACTERS/SEC	15	30	_
BIT TIME (msec)	6.67	3.33	-
CHARACTER TIME (msec)	66.7	33.3	BIT TIME = $\frac{SEC}{BAUD RATE}$

Figure 11 150 & 300 Baud Serial ASCII Data Timing




Figure 12 Send a 7 Bit ASCII Char. "H" Even Parity

— 2 Stop Bits H = 48₁₆ = 1001000₂

DATA OF ACIA

HD6850 is an interface adapter which controls transmission and reception of Asynchronous serial data. Some examples of serial data are shown in Figs. $10 \sim 12$.

■ INTERNAL STRUCTURE OF ACIA

HD6850(ACIA) provides the following; 8-bit Bi-directional Data Buses ($D_0 \sim D_7$), Receive Data Input (Rx Data), Transmit Data Output (Tx Data), three Chip Selects (CS_0 , CS_1 , \overline{CS}_2), Register Select Input (RS), Two Control Input (Read/Write (R/W), Enable(E), Interrupt Request Output(\overline{IRQ}), Clear-to-Send (\overline{CTS}) to control the modem, Request-to-Send (\overline{RTS}), Data Carrier Detect(\overline{DCD}) and Clock Inputs(Tx CLK, Rx CLK) used for synchronization of received and transmitted data. This ACIA also provides four registers; Status Register, Control Register, Receive Register and Transmit Register.

24-pin dual-in-line type package is used for the ACIA. Internal Structure of ACIA is illustrated in Fig. 13.

ACIA OPERATION

Master Reset

The master reset (CR0, CR1) should be set during system initialization to insure the reset condition and prepare for programming the ACIA functional configuration when the communications channel is required. Control bits CR5 and CR6 should also be programmed to define the state of RTS whenever master reset is utilized. After master resetting the ACIA, the programmable Control Register can be set for a number of options such as variable clock divider ratios, variable word length, one or two stop bits, parity (even, odd, or none), etc.




Figure 13 Internal Structure of ACIA

Transmit

A typical transmitting sequence consists of reading the ACIA Status Register either as a result of an interrupt or in the ACIA's turn in a polling sequence. A character may be written into the Transmit Data Register if the status read operation has indicated that the Transmit Data Register is empty. This character is transferred to a Shift Register where it is serialized and transmitted from the Transmit Data output preceded by a start bit and followed by one or two stop bits. Internal parity (odd or even) can be optionally added to the character and will occur between the last data bit and the first stop bit. After the first character is written in the Data Register, the Status Register can be read again to check for a Transmit Data Register Empty condition and current peripheral status. If the register is empty, another character can be loaded for transmission even though the first character is in the process of being transmitted (because of double buffering). The second character will be automatically transferred into the Shift Register when the first character transmission is completed. This sequence continues until all the characters have been transmitted.

Receive

Data is received from a peripheral by means of the Receive Data input. A divide-by-one clock ratio is provided for an externally synchronized clock (to its data) while the divide-by-16 and 64 ratios are provided for internal synchronization. Bit synchronization in the divide-by-16 and 64 modes is initiated by

the detection of the leading mark-space transition of the start bit. False start bit delection capability insures that a full half bit of a start bit has been received before the internal clock is synchronized to the bit time. As a character is being received, parity (odd or even) will be checked and the error indication will be available in the Status Register along with framing error, overrun error, and Receive Data Register full. In a typical receiving sequence, the Status Register is read to determine if a character has been received from a peripheral. If the Receiver Data Register is full, the character is placed on the 8-bit ACIA bus when a Read Data command is received from the MPU. When parity has been selected for an 8-bit word (7 bits plus parity), the receiver strip the parity bit (D7="0") so that data alone is transferred to the MPU. This feature reduces MPU programming. The Status Register can continue to be read again to determine when another character is available in the Receive Data Register. The receiver is also double buffered so that a character can be read from the data register as another character is being received in the Shift register. The above sequence continues until all characters have been received.

■ ACIA INTERNAL REGISTERS

The ACIA provides four registers; Transmit Data Register (TDR), Receive Data Register(RDR), Control Register(CR) and Status Register(SR). The content of each of the registers is summarized in Table 1.

Buffer Address	RS=1 · R/W=0	RS=1 • R/W=1	RS=0 • R/W=0.	RS=0 · R/W=1	
Data Bus	Transmit Data Register	Receiver Data Register	Control Register	Status Register	
	(Write Only)	(Read Only)	(Write Only)	(Read Only)	
0	Data Bit 0*	Data Bit 0	Counter Divide Select (CR0)	Rx Data Reg. Full (RDRF)	
1	Data Bit 1	Data Bit 1	Counter Divide Select (CR1)	Tx Data Reg. Empty (TDRE)	
2	Data Bit 2	Data Bit 2	Word Select 1 (CR2)	Data Carrier Detect (DCD)	
3	Data Bit 3	Data Bit 3	Word Select 2 (CR3)	Clear to Send (CTS)	
4	Data Bit 4	Data Bit 4	Word Select 3 (CR4)	Framing Error (FE)	
5	5 Data Bit 5 Data Bit 5		Tx Control 1 (CR5)	Overrun (OVRN)	
6	6 Data Bit 6 Data Bit 6 Tx Control 2 (CR6)			Parity Error (PE)	
7	Data Bit 7***	Data Bit 7**	Rx Interrupt Enable (CR7)	Interrupt Request (IRQ)	

Table 1 Definition of ACIA Register Contents

Transmit Data Register (TDR)

Data is written in the Transmit Data Register during the negative transition of the enable (E) when the ACIA has been addressed and $RS \cdot R/\overline{W}$ is selected. Writing data into the register causes the Transmit Data Register Empty bit in the Status Register to go "0". Data can then be transmitted. If the transmitter is idling and no character is being transmitted, then the transfer will take place within 2 bit time + several E cycles of the trailing edge of the Write command. If a character is being transmitted, the new data character will commence as soon as the previous character is complete. The transfer of data causes the Transmit Data Register Empty (TDRE) bit to indicate empty.

Receive Data Register (RDR)

Data is automatically transferred to the empty Receive Data Register (RDR) from the receiver deserializer (a shift register) upon receiving a complete character. This event causes the Receive Data Register Full bit (RDRF) on the status buffer to go "1" (full). Data may then be read through the bus by addressing the ACIA and R/\overline{W} "High" when the ACIA is enabled. The non-destructive read cycle causes the RDRF bit to be cleared to empty although the data is retained in the RDR. The status is maintained by RDRF as to whether or not the data is current. When the Receive Data Register is full, the automatic transfer of data from the Receiver Shift Register to the Data Register is inhibited and the RDR contents remain valid with its current status stored in the Status Register.

Control Register

The ACIA Control Register consists of eight bits of writeonly buffer that are selected when RS and R/W are "Low". This register controls the function of the receiver, transmitter, interrupt enables, and the Request-to-Send (RTS) peripheral/modem control output.

Counter Divide Select Bits (CR0 and CR1)

The Counter Divide Select Bits (CRO and CR1) determine the divide ratios utilized in both the transmitter and receiver section of the ACIA. Additionally, these bits are used to provide a master reset for the ACIA which clears the Status Register (except for external conditions on CTS and DCD) and initializes both the receiver and transmitter. Master reset does not affect other Control Register bits. Note that after power-on or a power fail/restart, these bits must be set "1" to reset the ACIA. After resetting, the clock divide ratio may be selected. These counter select bits provide for the following clock divide ratios:

Table 2 Function of Counter Devide Select Bit

CR1	CR0	Function
0	0	÷1
0	1	÷16
1	0	÷64
1	1	Master Reset

Word Select Bits (CR2, CR3, and CR4)

The Word Select bits are used to select word length, parity, and the number of stop bits. The encoding format is as follows:

^{*} Leading bit = LSB = Bit 0

^{**} Data bit will be zero in 7-bit plus parity modes.

^{***} Data bit is "don't care" in 7-bit plus parity modes.
*** 1 ··· "High" level, 0 ... "Low" level

Table 3 Function of Word Select Bit

CR4	CR3	CR2	Function
0	0	0	7 Bits + Even Parity + 2 Stop Bits
0	0	1	7 Bits + Odd Parity + 2 Stop Bits
0	1	0	7 Bits + Even Parity + 1 Stop Bit
0	1	1	7 Bits + Odd Parity + 1 Stop Bit
1	0	0	8 Bits + 2 Stop Bits
1	0	1	8 Bits + 1 Stop Bit
1	1	0	8 Bits + Even Parity + 1 Stop Bit
1	1	1	8 Bits + Odd Parity + 1 Stop Bit

Word length, Parity Select, and Stop Bit changes are not buffered and therefore become effective immediately.

Transmitter Control Bits (CR5 and CR6)

Two Transmitter Control bits provide for the control of the interrupt from the Transmit Data Register Empty condition, the Request-to-Send (RTS) output, and the transmission of a Break level (space). The following encoding format is used:

Table 4 Function of Transmitter Control-Bit

CR6	CR5	Function
0	0	RTS = "Low", Transmitting Interrupt Disabled
0	1	RTS = "Low", Transmitting Interrupt Enabled.
1	0	RTS = "High", Transmitting Interrupt
		Disabled.
1	1	RTS = "Low", Transmits a Break level on
		the Transmit Data Output.
		Transmitting Interrupt Disabled.

Receive Interrupt Enable Bit (CR7)

The following interrupts will be enabled by a "1" in bit position 7 of the Control Register (CR7): Receive Data Register Full, Overrun, or a "Low" to "High" transistion on the Data Carrier Detect (DCD) signal line.




Fig. 14 IRQ Internal Circuit

Status Register

Information on the status of the ACIA is available to the MPU by reading the ACIA Status Register. This read-only register is selected when RS is "Low" and R/W is "High". Information stored in this register indicates the status of the Transmit Data Register, the Receive Data Register and error logic, and the peripheral/modem status inputs of the ACIA.

Receive Data Register Full (RDRF), Bit 0

RDRF indicates that received data has been transferred to the Receive Data Register. RDRF is cleared after an MPU read of the Receive Data Register or by a master reset. The cleared or empty state indicates that the contents of the Receive Data Register are not current. Data Carrier Detect (DCD) being "High" also causes RDRF to indicate empty.

Transmit Data Register Empty (TDRE), Bit 1

The Transmit Data Register Empty bit being set "1" indicates that the Transmit Data Register contents have been transferred and that new data may be entered. The "0" state indicates that the register is full and that transmission of a new character has not begun since the last write data command.

Data Carrier Detect (DCD), Bit 2

The DCD bit will be "1" when the DCD input from a modem has gone "High" to indicate that a carrier is not present. This bit going "1" causes an Interrupt Request to be generated when the Receive Interrupt Enable is set. It remains "1" after the DCD input is returned "Low" until cleared by first reading the Status Register and then the Data Register or until a master reset occurs. If the DCD input remains "High" after read status and read data or master reset has occurred, the interrupt is cleared, the DCD status bit remains "1" and will follow the DCD input.

Clear-to-Send (CTS), Bit 3

The CTS bit indicates the state of the CTS input from a modem. A "Low" CTS indicates that there is a CTS from the modem. In the "High state, the Transmit Data Register Empty bit is inhibited and the CTS status bit will be "1". Master reset does not affect the Clear-to-Send Status bit.

Framing Error (FE), Bit 4

FE indicates that the received character is improperly framed by a start and a stop bit and is detected by the absence of the 1st stop bit. This error indicates a synchronization error, faulty transmission, or a break condition. The FE flag is set or reset during the receive data transfer time. Therefore, this error indicator is present throughout the time that the associated character is available.

Receiver Overrun (OVRN), Bit 5

Overrun is an error flag that indicates that one or more characters in the data stream were lost. That is, a character or a number of characters were received but not read from the Receive Data Register (RDR) prior to subsequent characters being received. The overrun condition begins at the midpoint of the last bit of the second character received in succession without a read of the RDR having occurred. The overrun does not occur in the Status Register until the valid character prior to Overrun has been read. The RDRF bit remains set until the Overrun is reset. Character synchronization is maintained during the Overrun condition. The Overrun indication is reset after the reading of data from the Receive Data Register or by a Master Reset.

Parity Error (PE), Bit 6

The PE flag indicates that the number of "1"s (highs) in the character does not agree with the preselected odd or even parity. Odd parity is defined to be when the total number of ones is odd. The parity error indication will be present as long as the data character is in the RDR. If no parity is selected, then both the transmitter parity generator output and the receiver parity check results are inhibited.

Interrupt Request (IRQ), Bit 7

The IRQ bit indicates the state of the IRQ output, Any interrupt condition with its applicable enable will be indicated in this status bit. Anytime the IRQ output is "Low" the IRQ bit will be "1" to indicate the interrupt or service request status. IRQ is cleared by a read operation to the Receive Data Register or a write operation to the Transmit Data Register.

SIGNAL FUNCTIONS

Interface Signal for MPU

Bi-Directional Data Bus (D₀~D₇)

The bi-directional data bus $(D_0 \sim D_7)$ allow for data transfer between the ACIA and the MPU. The data bus output drivers are three-state devices that remain in the high impedance (off) state except when the MPU performs an ACIA read operation.

Enable (E)

The Enable signal, E, is a high impedance TTL compatible input that enables the bus input/output data buffers and clocks data to and from the ACIA. This signal will normally be a derivative of the HMCS6800 ϕ_2 Clock.

Read/Write (R/W)

The R/W line is a high impedance input that is TTL compatible and is used to control the direction of data flow through the ACIA's input/output data bus interface. When R/W is "High" (MPU Read cycle), ACIA output drivers are turned on and a selected register is read. When it is "Low", the ACIA output drivers are turned off and the MPU writes into a selected register. Therefore, the R/W signal is used to select read-only or write-only registers within the ACIA.

Chip Select (CS₀, CS₁, CS₂)

These three high impedance TTL compatible input lines are used to address the ACIA. The ACIA is selected when CS_0 and CS_1 are "High" and $\overline{CS_2}$ is "Low". Transfers of data to and from the ACIA are then performed under the control of the Enable signal, Read/Write, and Register Select.

Register Select (RS)

The RS line is a high impedance input that is TTL compatible. A "High" level is used to select the Transmit/Receive Data Registers and a "Low" level the Control/Status Registers. The R/W signal line is used in conjunction with Register Select to select the read-only or write-only register in each register pair.

Interrupt Request (IRQ)

IRQ is a TTL compatible, open-drain (no internal pullup), active "Low" output that is used to interrupt the MPU. The IRQ output remains "Low" as long as the cause of the interrupt is present and the appropriate interrupt enable within the ACIA is set.

Clock Inputs

Separate high impedance TTL compatible inputs are provided for clocking of transmitted and received data. Clock frequencies of 1, 16 or 64 times the data rate may be selected.

Transmit Clock (Tx CLK)

The Tx CLK input is used for the clocking of transmitted data. The transmitter initiates data on the negative transition of the clock.

Receive Clock (Rx CLK)

The Rx CLK input is used for synchronization of received data. (In the ÷ 1 mode, the clock and data must be synchronized externally.) The receiver samples the data on the positive transition of the clock.

Serial Input/Output Lines

Receive Data (Rx Data)

The Rx Data line is a high impedance TTL compatible input through which data is received in a serial format. Synchronization with a clock for detection of data is accomplished internally when clock rates of 16 or 64 times the bit rate are used. Data rates are in the range of 0 to 500 kbps when external synchronization is utilized.

Transmit Data (Tx Data)

The Tx Data output line transfers serial data to a modem or other peripheral. Data rates in the range of 0 to 500 kbps when external synchronization is utilized.

Modem Control

The ACIA includes several functions that permit limited control of a peripheral or modem. The functions included are CTS, RTS and DCD.

Clear-to-Send (CTS)

This high impedance TTL compatible input provides automatic control of the transmitting end of a communications link via the modem CTS active "Low" output by inhibiting the Transmit Data Register Empty (TDRE) status bit.

Request-to-Send (RTS)

The RTS output enables the MPU to control a peripheral or modem via the data bus. The RTS output corresponds to the state of the Control Register bits CR5 and CR6. When CR6=0 or both CR5 and CR6=1, the RTS output is "Low" (the active state). This output can also be used for Data Terminal Ready (DTR).

Data Carrier Detect (DCD)

This high impedance TTL compatible input provides automatic control, such as in the receiving end of a communications link by means of a modem \overline{DCD} output. The \overline{DCD} input inhibits and initializes the receiver section of the ACIA when "High". A "Low" to "High" transition of the \overline{DCD} initiates an interrupt to the MPU to indicate the occurrence of a loss of carrier when the Receive Interrupt Enable bit is set.