# HD46508, HD46508-1, HD46508A, HD46508A-1 ADU (Analog Data Acquisition Unit)

The HD46508 is a monolithic NMOS device with a 10-bit analog-to-digital converter, a programmable voltage comparator, a 16-channel analog multiplexer and HMCS6800 microprocessor family compatible interface.

Each of 16 analog inputs is either converted to a digital data by the analog-to-digital converter or compared with the specified value by the programmable comparator. The analog-todigital converter uses successive approximation method as the conversion technique. It's intrinsic resolution is 10 bits but it can be 8 bits if the programmer so desires. The programmable voltage comparator compares the input voltage with the value specified by the programmer. The result (greater than, or smaller than) is reflected to the flag in the status register.

The device can expand its capability by controlling the external circuits such as sample holder, pre-amplifier and external multiplexer.

With these features, this device is ideally suited to applications such as process control, machine control and vehicle control.

#### FEATURES

- 16-channel Analog multiplexer
- Programmable A/D Converter resolution (10-bit or 8-bit)
- Programmable Voltage comparison (PC)
- Conversion Time 100µs (A/D), 13µs(PC)
- External Sample and Hold Circuit Control
- Auto Range-switching Control of External Amplifier
- Waiting Function for the Settling Time of External Amplifier
- Interrupt Control (Only for A/D conversion)
- Single +5V Power Supply
- Compatible with HMCS6800 Bus (The connection with other Asynchronous Buses possible)

#### BLOCK DIAGRAM





PIN ARRANGEMENT



. ORDERING INFORMATION

ADU	Bus Timing	Non Linearity		
HD46508A	1 MHz			
HD46508A-1	1.5 MHz	21 LSB		
HD48508	1 MHz			
HD46508-1	1.5 MHz	±3 LSB		

<sup>\*</sup> Specification for 10 bit A/D conversion



Figure 1 Internal Block Diagram

# HD46508, HD46508-1, HD46508A, HD46508A-1-

#### ABSOLUTE MAXIMUM RATINGS

Item	Symbol	Value	Unit
Supply Voltage	V <sub>cc</sub> *	-0.3 ~ +7.0	V
Input Voltage	V <sub>in</sub> *	-0.3 ~ +7.0	V
Analog Input Voltage	V <sub>Ain</sub> *	-0.3 ~ +7.0	V
Operating Temperature	T <sub>opr</sub>	- 20 ~ + 75	°C
Storage Temperature	T <sub>stg</sub>	- 55 ~ +150	°C

With respect to V<sub>SS</sub> (SYSTEM GND)

[NOTE] Permanent LSI damage may occur if maximum ratings are exceeded. Normal operation should be under recommended operating conditions. If these conditions are exceeded, it could affect reliability of LSI.

#### RECOMMENDED OPERATING CONDITIONS

Item	Symbol	min	typ	max	Unit
Supply Voltage	V <sub>cc</sub> *	4.75	5	5.25	V
Input "High" Voltage	V <sub>1H</sub> *	2.0	-	V <sub>cc</sub>	v
Input "Low" Voltage	V1L*	-0.3	-	0.8	v
Analog Input Voltage	V <sub>Ain</sub> *	0	-	5.0	v
Pafarana Malana	V <sub>REF(+)</sub> *		5.0	V <sub>cc</sub> +0.25	N.
	V <sub>REF(-)</sub> *	-0.1	0	-	v
Voltage Center of Ladder	$\frac{V_{\text{REF}(+)} + V_{\text{REF}(-)}}{2}^{\bullet}$	÷	<u>V<sub>cc</sub></u> 2	$\frac{V_{CC}}{2}$ +0.25	v
Operating Temperature	T <sub>opr</sub>	- 20	25	75	°C

# \*With respect to V<sub>SS</sub> (SYSTEM GND)

# ELECTRICAL CHARACTERISTICS

# • DC CHARACTERISTICS <1> ( $V_{CC} = 5V \pm 5\%$ , $V_{SS} = 0V$ , Ta = -20~+75°C, unless otherwise noted.)

Item		Symbol	Test Condition	min	typ	max	Unit
Input "High" Voltage		VIH		2.0	-	V <sub>cc</sub>	v
Input "Low" Voltage		VIL		-0.3	-	0.8	V
	$D_0 \sim D_7$		I <sub>OH</sub> = -205µА	2.4	-	-	
Output "High" Voltage	CAINEEL	V <sub>OH</sub>	I <sub>он</sub> = -200µА	2.4	-	-	l v
	GAINSEL		I <sub>он</sub> = -10µА	V <sub>cc</sub> -1.0	-	-	1
Output III awill Malagaa	D <sub>0</sub> ~D <sub>7</sub> , GAINSEL	V	I <sub>OL</sub> = 1.6 mA	-	_	0.4	
Output Low Voltage	IRQ	VOL	I <sub>OL</sub> = 3.2 mA	_	-	0.4	<b>v</b>
Input Leakage Current	E, CLK, $R/W$ RES, $RS_0$ , $RS_1$ $CS_0$ , $\overline{CS_1}$	l <sub>in</sub>	V <sub>in</sub> = 0 ~ 5.25V	-2.5	_ *	2.5	μΑ
Three-State (off state) Input Current	$D_0 \sim D_7$	I <sub>TSI</sub>	$V_{in} = 0.4 \sim 2.4 V$	-10	_	10	μΑ
Output Leakage Current	ĪRQ	I <sub>LOH</sub>	V <sub>OH</sub> = 2.4V	_	-	10	μΑ
Power Dissipation		PD		-	-	500	mW
	$D_0 \sim D_7$			-	-	12.5	pF
Input Capacitance	E, CLK, R/W RES, RS <sub>0</sub> , RS <sub>1</sub> CS <sub>0</sub> , CS <sub>1</sub>	C <sub>in</sub>	V <sub>in</sub> = 0V, Ta = 25°C f = 1 MHz	_	_	10.0	pF
Output Capacitance	IRQ, GAINSEL	Cout	$V_{in} = 0V, Ta = 25^{\circ}C$ f = 1 MHz	_	_	10.0	pF

Item	Test Condition	min	typ	max	Unit
Analog Multiplexer ON Resistance	$V_{Ain} = 5.0V,$ $V_{CC} = 4.75V, Ta = 25°C$	-	-	1	kΩ
OFF Channel Leakage Current	$V_{Ain} = 5.0V$ $V_{CC} = 4.75V$ , Ta = 25°C COMMON = 0V	-	10	100	nA
	$V_{Ain} = 0V$ , Ta = 25°C $V_{CC} = 4.75V$ , COMMON = 5V	-100	- 10	_	nA
Analog Multiplexer Input Capacitance			-	7.5	pF
Ladder Resistance (from REF(+) to REF(-))	$V_{REF (+)} = 5.0V$ $V_{REF (-)} = 0V, Ta = 25^{\circ}C$	10	-	40	kΩ

# • DC CHARACTERISTICS <2> (V<sub>CC</sub> = 5V $\pm$ 5%, V<sub>SS</sub> = 0V, Ta = -20~+75°C, unless otherwise noted.)

# • CONVERTER SECTION (Ta = 25°C, V<sub>CC</sub> = $V_{\text{REF}(+)}$ = 5.0V, $t_{\text{cyoC}}$ = 1µs, unless otherwise noted.)

# 1. 10-BIT A/D CONVERSION

	нс	46508A, HD46	508A·1		l lait		
Item	min	typ	max	min	typ	max	
Resolution	-	10		-	10	-	bits
Non-linearity Error	• –	±1/2	±1	-	±1	±3	LSB
Zero-Error	-	±1/2	±3/4	-	±1/2	±1	LSB
Full-Scall Error	-	±1/4	±1/2	-	±1/2	±1	LSB
Quantization Error	-	-	±1/2	-	-	±1/2	LSB
Absolute Accuracy	• -	±1	±3/2	-	±2	±4	LSB

#### 2. 8-BIT A/D CONVERSION

		HD4	6508A, HD46	508A-1	Н	11-14		
Item	-	min	typ	max	min	typ	max	
Resolution		_	8	-	-	8		bits
Non-linearity Error	*	_	±1/8	±1/4	-	±1/4	±3/4	LSB
Zero-Error		-	±1/4	±3/8	-	±3/8	±1/2	LSB
Full-Scall Error		_	±1/4	±3/8	-	±3/8	±1/2	LSB
Quantization Error		_	-	±1/2	-	-	±1/2	LSB
Absolute Accuracy	+	-	±5/8	±3/4	-	±3/4	±5/4	LSB

## 3. PROGRAMMABLE VOLTAGE COMPARISON (PC)

ltom	HD46	508A, HD465	08A-1	н	508-1	11-14	
Itelli	min	typ	max	min	typ	max	
Resolution	_	8	-	-	8		bits
Non-linearity Error	_	±1/8	±1/4	-	±1/4	±3/4	LSB
Zero-Error	-	±1/4	±3/8	-	±3/8	±1/2	LSB
Full-Scall Error	_	±1/4	±3/8	-	±3/8	±1/2	LSB
Absolute Accuracy *	_	±3/8	±5/8	-	±1/2	±1	LSB

•Temperature Coefficient; 25 ppm of FSR/°C (max)

# • AC CHARACTERISTICS (V<sub>CC</sub> = 5.0V $\pm$ 5%, V<sub>SS</sub> = 0V, Ta = -20 $\sim$ +75°C, unless otherwise noted.)

# 1. CLOCK WAVEFORM

Item	Symbol	Test Conditions	CD* = 0			CD* = 1			11-14
	Symbol		min	typ	max	min	typ	max	Unit
CLK Cycle Time	t <sub>cycc</sub>		1.0	-	10	0.5	_	5	μs
CLK "High" Pulse Width	PWCH		0.45	-	4.5	0.22	_	2.2	μs
CLK "Low" Pulse Width	PWCL	Fig. 2	0.40	_	4.0	0.21	_	2.1	μs
Rise and Fall Time of CLK	t <sub>Cr</sub> , t <sub>Cf</sub>		-	-	25	-	-	25	ns

\$

• CD : CLK Divider bit





# 2. IRQ, GAINSEL OUTPUT

Item	Symbol	Test condition	min	typ	max	Unit	
IRQ Release Time	t <sub>IR</sub>	Fig. 3	_	_	650	пs	
GAINSEL Delay Time	t <sub>GSD1</sub>		-		750	ns	
	t <sub>GSD2</sub>	rig. 4	-	-	750	ns	

tGSD1 : TTL Load

tGSD2 : CMOS Load



Figure 3 IRQ Release Time

(1) Sample & Hold



(2) x2, x4 Auto Range-Switching, Programmable Gain





## 2. BUS TIMING CHARACTERISTICS READ OPERATION SEQUENCE

Item	Symbol	Test	н	D4650 D4650	B BA	HD4 HD4	Unit		
		Condition	min	typ	max	min	typ	max	
Enable Cycle Time	t <sub>cycE</sub>		1.0	-	-	0.666	-	-	μs
Enable "High" Pulse Width	PWEH		0.45	-	-	0.28	-	-	μs
Enable "Low" Pulse Width	PWEL		0.40	_	-	0.28	-	-	μs
Rise and Fall Time of Enable	t <sub>Er</sub> ,t <sub>Ef</sub>	]	-	_	25	-	-	25	ns
Address Set Up Time	tAS	Fig. 5	140	-	-	140	-	-	ns
Data Delay Time	todr		-	-	320	-	-	220	ns
Data Access Time	tACC		_	_	460	-	_	360	ns
Data Hold Time	tн		10	-	_	10	-	-	ns
Address Hold Time	tдн		10	-	-	10	_	-	ns

# HD46508, HD46508-1, HD46508A, HD46508A-1-

#### WRITE OPERATION SEQUENCE

Item	Symbol	Test Condition	н Н	D4650 D4650	B BA	HD4 HD4	Unit		
			min	typ	max	min	typ	max	
Enable Cycle Time	t <sub>cycE</sub>		1.0	-	_	0.666	-	-	μs
Enable "High" Pulse Width	PWEH		0.45	-	-	0.280	-	-	μs
Enable "Low" Pulse Width	PWEL		0.40	-	-	0.280	-	-	μs
Rise and Fall Time of Enable	t <sub>Er</sub> ,t <sub>Ef</sub>	Fig. 6	_	-	25	-	-	25	ns
Address Set Up Time	t <sub>AS</sub>		140	_	_	140	-	_	ns
Data Set Up Time	t <sub>DSW</sub>		195	-	_	80	-	-	ns
Data Hold Time	t <sub>H</sub>		10	-	-	10	-	-	ns
Address Hold Time	t <sub>AH</sub>		10	_	-	· 10	-	-	ns



Figure 5 Read Timing



Figure 6 Write Timing





Figure 7 Test Load

## SIGNAL DESCRIPTION

#### Processor Interface

#### Data Bus ( $D_0 \sim D_7$ )

The Bi-directional data lines  $(D_0 \sim D_7)$  allow data transfer between the ADU and MPU. Data bus output drivers are three state buffers that remain in the high-impedance state except when MPU performs a ADU read operation.

#### Enable (E)

The Enable signal (E) is used as strobe signal in MPU R/W operation with the ADU internal registers. This signal is normally derived from the HMCS6800 system clock ( $\phi_2$ ).

# Chip Select (CS<sub>0</sub>, CS<sub>1</sub>)

The Chip Select lines  $(CS_0, \overline{CS_1})$  are used to address the ADU. The ADU is selected when  $CS_0$  is at "High" and  $\overline{CS_1}$  is at "Low" level.

#### Read/Write (R/W)

The R/W line controls the direction of data transfer between the ADU and MPU. When R/W is at "High" level, data of ADU is transferred to MPU. When R/W is at "Low" level, data of MPU is transferred to ADU.

#### Register Select (RS<sub>0</sub>, RS<sub>1</sub>)

The Register Select line  $(RS_0, RS_1)$  are used to select one of the 4 ADU internal registers. Table 1 shows the relation between  $(RS_0, RS_1)$  address and the selected register. The lowest 2 address lines of MPU are usually used for these signals.

#### Reset (RES)

This input is used to reset the ADU. An input "Low" level on RES line forces the ADU into following status.

- 1) All the shift-registers in ADU are cleared and the conversion operation is stopped.
- 2) The GAINSEL output goes down to "Low" level. The IRQ output is made "Off" state and the  $D_0 \sim D_7$  are made high impedance state.

#### Interrupt Request (IRQ) (Open Drain Output)

This output line is used to inform the A/D conversion end signal to the MPU. This signal becomes active "Low" level when IE bit in the control register 1 is "1" and IRQ bit in the control register 2 goes "1" at the end of conversion. And this signal returns to "High" right after The MPU reads the A/D Data Register (R3). Programmable voltage comparison

#### does not affect this signal.

# Analog Data Interface

# Analog Input (Alo~Alis)

The Input Analog Data to be measured is applied to these Analog Input  $(AI_0 \sim AI_{15})$ . These are multiplexed by internal 16 channel multiplexer and output to COMMOM pin. A particular input channel is selected when the multiplexer channel address is programmed into the control Register 1 (R1).

#### Multiplexer Common Output (COMMON)

This signal is the output of the 16 channel analog multiplexer, and may be connected to the input of pre-amplifier or sample/hold circuit according to user's purposes. When no external circuit needed, this output should be connected to the COMPIN input.

#### **Comparator Input (COMPIN)**

This is a high impedance input line that is used to transmit selected analog data to comparator. The COMMON line is usually connected to this input. When external Pre-amplifier or Sample/hold circuit is used, output of these circuits may be connected to this input.

Reference Voltage (+) (REF (+))

This line is used to apply the standard voltage to the internal ladder resistors.

#### Reference Voltage (-) (REF (-))

This line is connected to the analog ground.

#### ADU Control

#### **Conversion Clock (CLK)**

The CLK is a standard clock input signals which defines internal timing for A/D conversion and PC operation.

#### Gain Select (GAINSEL) (CMOS Compatible Output)

This output is used to control the external circuit. The function of this signal is programmable and it is specified by (G1, G0) bits in Control Register 0. By using this output, user can control the auto-range-switching of external preamplifier, also control external sample & hold circuit, etc. as well.

#### [NOTE] This LSI is different from other HMCS6800 family LSIs in following function

RES doesn't affect IE bit of R0

#### **FUNCTION OF INTERNAL REGISTERS**

#### • Structure

	~					Read Write		Data Bit								
CSI	CS <sub>0</sub>	$RS_1$	HS0	Heg. #	Register Name	Read	write	7	6	5	4	3	2	1	0	
0	1	0	0	RO	Control Register 0	0	0	IE	CD	ST				G1	G0	
0	1	0	1	R1	Control Register 1	Õ	0	SC	GS	PC	MI	D3	D2	D1	D0	
0	1	1	0	R2	Status & A/D Data Register (H)	0	x	IRQ	BSY	PCO		ov	DW	C9	C8	
0	1	1	1	R3	A/D Data Register (L)	0	×	C7	C6	C5	C4	C3	C2	C1	CO	
0	1	1	1	R4	PC Data Register	x	0	B7	<b>B</b> 6	B5	B4	<b>B</b> 3	B2	B1	B0	

Table 1 Internal Registers of the ADU

(Note) O · · · YES

#### x ---NO

# HD46508, HD46508-1, HD46508A, HD46508A-1

		- 0								
7	6	5	4	3	2	1	0			
	CD	ST				G1	GO			
							· · ·		/ "1"	"O"
							<b>.</b>	Mode Select	See Table 2	
ĺ.								Not Used		
								Not Used		
								Not Used		
		L						Settling Time	Available	Not Available
	L						>	CLK Divider	CLK/2	CLK
L								Interrupt Enable*	Enable IRQ	Mask IRQ

Figure 8 Control Register 0

\*RES doesn't affect IE bit.

Control Register 1 (R1)

Control Register 0 (R0)

7	6	5	4	3	2	1	0			
SC	GS	PC	MI	D3	D2	D1	D0			
				-					"1"	"0"
							+	MPX Channel Address	See Table 3	
							+	MPX Inhibit	Inhibited	Not Inhibited
		L		•				Prog. Comparator Select	Prog. Comparator mode	A/D Converter mode
								GAINSEL Enable	GAINSEL Enable	GAINSEL Disable
L				···				Short-cycle Conversion	8-bit Length	10-bit Length

Figure 9 Control Register 1

7	6	5	4	3	2	1	0			
IRC	BSY	PCO		ov	DW	C9	C8			
							í l		"1"	"0"
								- Upper bit (10 bit data)		
					L			Data Weight	See Table 4.	
				L				Data Over Scale flag	Data is over scale	Within the scale
								Not Used		
		L						Programmable Comparator Output	$V_{Ain} > V_{p}$	V <sub>Ain</sub> < V <sub>p</sub>
	L.							Busy flag	Under Conversion	Conversion Completed
L								IRQ flag	Requested	Not Requested

V<sub>Ain</sub>: Unknown Input Voltage V<sub>p</sub>: Programmed Voltage by R4

C9, C8 bits are cleared when 8 bit A/D conversion is performed.

Figure 10 Status & A/D Data Register (H)

## A/D Data Register (L)

7	6	5	4	3	2	1	0	
C7	C6	C5	C4	C3	C2	C1	CO	
								$_{ m fLower}$ order 8 bit Data (Normal 10 bit Conversion

# Status & A/D Data Register (H)

7	6	5	4	3	2	1	0
87	B6	B5	B4	B3	B2	B1	BO

----

-8 bit Data for Programmable Voltage Comparison

Figure 12 PC Data Register

Description for the Control Register 0.44	ne Internal Registers	SC bit (Short-cycle)	SC = "1", SC = "0",	Short-cycle conversion (8 bit length) Normal conversion (10 bit length)	
This Register of specify Interrupt Time (ST) and N be written before	Nov is a 5-bit read/write register that is used to Enable (IE), CLK Divider (CD), Settling Mode Select (GO, G1). This Register should writing R1.	GS bit (GAINSEL Enable)	GS = "1", GS = "0",	GAINSEL signal is enabled. The function of GAINSEL is specified by (G0, G1) bits. GAINSEL signal is dis- abled. ("Low" level)	
IE bit: (Interrupt Enable)	IE = "1", Interrupt is requested through the IRQ output.	PC bit (Program comparator)	PC = "1", PC = "0",	Programmable voltage comparator mode A/D conversion mode	
CD bit: (Clock Divider)	(IE = "0", Interrupt is masked. (CD = "1", CLK ÷ 2 is used as internal clock. (CD = "0", CLK is used directly.	MI bit (MPX Inhibit)	MI = "1", MI = "0",	Internal MPX channel is inhibited in order to use external MPX channel. Internal MPX channel is	
ST bit: (Settling Time)	ST = "1", First comparison is executed after 1 expanded cycle in order to compensate exter- nal amplifiers settling delay. ST = "0", Cycle is not delayed.	D0~D3 (MPX channel)	used. These bits are used to select the particular MPX channel.		
G0, G1 bit;	These bits are used to specify the func-				

G0, G1 bit; These bits are used to specify the fund (Mode select) tion of GAINSEL signal when GS bit is "1".

G1	GO	Mode Select
0	0	Sample & Hold
0	1	Auto Range-Switching x 2
1	0	Auto Range-Switching x 4
1	1	Programmable Gain Control

#### Table 2 Function of G0, G1

#### Control Register 1 (R1)

This register is an 8-bit read/write register that is used to store the command for A/D conversion mode and programmable comparison mode. This register includes MPX channel address ( $D_0 \sim D_3$ ), MPX inhibit (MI), programmable comparator select (PC), GAINSEL enable (GS) and short-cycle conversion (SC) bits. When this register (R1) is programmed, each conversion mode starts.

#### Table 3 MPX Channel Addressing

Channel #1	D3	D2	D1	D0	Analog Input
0	0	0	0	0	Alo
1	0	0	0	1	
2	0	0	1	0	Al <sub>2</sub>
3	0	0	1	1	Al <sub>3</sub>
4	0	1	0	0	Al4
5	0	1	0	1	Als
6	0	1	1	0	Al <sub>6</sub>
7	0	1	1	1	Al <sub>7</sub>
8	1	0	Û	0	Al <sub>8</sub>
9	1	0	0	1	AI,
10	1	0	1	0	Al 10
11	1	0	1	1	Al,1
12	1	1	0	0	AI12
13	1	1	0	1	Al <sub>13</sub>
14	1	1	1	0	Al <sub>14</sub>
15	1	1	1	1	Al 15

### HD46508, HD46508-1, HD46508A, HD46508A-1

----

PC	SC	Function	GS	(G0, G1)
	0	10 bit AD CONV.	0	DISABLE
0			1	ENABLE*
U	1	8 bit AD CONV.	0	DISABLE
			1	ENABLE*
1	×	PROG. COMP (8 bit)	x	DISABLE

Table 4 Function Select

x = Do not care

• = See Table 6 [NOTE] CD bit and ST bit are effective in every case.

#### Status & A/D Data Register (H) (R2)

This register is a 7-bit read only register that is used to store the upper 2-bit data (C8, C9), data weight (DW), data overscale (OV), programmable comparator output (PCO), busy (BSY) and interrupt request(IRQ).

(C8, C9) :	These bits store upper 2-bit data mea-					
(Upper bit data)	sured by 10 bit length conversion.					
DW bit : (Data weight)	This bit indicates data weight when Auto range-switching mode is selected. This bit is set or reset when the con-					

version has completed. The conditions are shown in following Table. In this mode GAINSEL output also goes "High" or "Low" on the same condi-

tion shown in Table 5. Other status of DW bit is shown in

Table 6.

(Over scale)	This bit is set when analog data is greater than or equal to reference Voltage $(V_{REF(+)})$ .
PCO bit : (Programmable comparator Output)	This bit indicates the result of pro- grammable voltage comparison. "1" $\rightarrow$ PCO VA in $>$ Vp "0" $\rightarrow$ PCO VA in $<$ Vp VA in : Analog Input Voltage to be compared Vp : Programmed Voltage (R4)
BSY bit : (Busy)	This bit indicates that the ADU is now under conversion.
IRQ bit	This bit is set when the A/D conversion has completed and cleared by reading

. . . .

#### A/D Data Register (L) (R3)

(Interrupt Request)

<u> 
</u>

This register is an 8-bit read-only register that is used to store the lower 8 bits data of 10-bit conversion or full 8 bits data of the 8-bit conversion.

the R3.

#### PC Data Register (R4)

This register is an 8-bit write-only register prepared for Programmable Voltage comparison. Stored data is converted to digital voltage, and compared with analog input to be measured. The result of comparison is set into PCO bit.

Condition Mode	Set ("1")	Reset ("0")
Auto Range-Switching (x2)	V <sub>Ain</sub> < $\frac{410}{1024} \cdot V_{\text{REF}(+)}$	$V_{Ain} > \frac{410}{1024} \cdot V_{REF(+)}$
Auto Range-Switching (x4)	$V_{Ain} < \frac{206}{1024} \cdot V_{REF(+)}$	V <sub>Ain</sub> > 206 1024 · V <sub>REF(+)</sub>

Table 5 Data Weight (DW) Set or Reset Condition

: Analog Input Voltage to be measured VAin VREF(+) Voltage Applied to REF(+)



Figure 13 A/D Conversion Timing Chart (Basic Sequence)





- HOW TO USE THE ADU
- Functions of GAINSEL

The ADU is equipped with programmable GAINSEL output signal. By using GAINSEL output and external circuit, the ADU is able to implement following control. 1) Auto Range-Switching (Auto Gain) Control

2) Programmable Gain control

3) Sample & Hold control

GAINSEL output is controlled by Mode Select bit (G0,

G1) when GAINSEL enable bit (GS) is "1".

GS	G1	GO	GAINSEL	Control Mode	DW
0	×	×	"Low"	Normal Use (GAINSEL is not used)	0
1	0	0	"High"	Sample & Hold control	0
1	0	1	•	Auto Range Switching x 2 control	••
1	1	0	•	Auto Range Switching x 4 control	**
1	1	1	"High"	Programmable Gain control	1

Table 6 GAINSEL Control

• GAINSEL goes "High" or "Low" according to the condition shown in Table 5.

See, Table 5.

#### How to Control External Circuit

(1) Sample & Hold Control (G1=0, G0=0)

An example of Sample & Hold circuit is shown in Fig. 14. When ADU is set in Sample & Hold Control Mode, GAINSEL becomes "High" level on conversion and controls the data holding.

(2) Automatic Range Switching Control (G1=0, G0=1 or G1= 1, G0=0)

The GAINSEL signal controls the external amplifier which can change the ratio of voltage amplification. (GAIN:  $1 \rightarrow 2$  times or  $1 \rightarrow 4$  times). Fig. 15 shows Automatic Range Switching Control. In this case, when the input voltage is lower than 206/1024  $V_{REF(+)}$ , GAINSEL becomes "High" level. This makes the GAIN of the amplifier change from 1 to 4 times, and 4 times value of the input voltage is A/D converted. Using this function even if an input signal is small, it is possible to execute A/D conversion in nearly full scale. In this mode, when GAINSEL signal becomes "High", DW bit becomes "1" to show the range switching is in a progress.

#### (3) Programmable GAIN Control (G1=1, G0=1)

The GAINSEL signal is used for controlling the external amplifier of any GAIN which is fit to the system.

In this mode, GAINSEL always becomes "High" at the beginning of A/D conversion, so the change of range is controlled by GS bit. Converted data need to be corrected in software in accordance with GAIN of the amplifier.

This mode is effective in the case of converting very small input voltage.

(Note) Refer to "ADU Function Sequence" (A/D Conversion and PC Sequence) for the timing in which GAIN-SEL signal becomes "High". GAINSEL signal becomes "Low" in accordance with "1" → "0" change of BSY bit. Refer to Fig. 13.

#### x1 Sample & Hold



Figure 14 Sample & Hold Circuit



#### (x1, x4 Auto-Range Switching)

#### Overscale Check

ADU is equipped with hardware overscale detection function. The overscale detection is performed automatically when the result of A/D conversion is  $2^{n}$ -1 (all bits = 1). When analog input V<sub>Ain</sub> is higher than V<sub>REF(+)</sub>, overscale bit (0V) is set to "1". The definition of the overscale is illustrated in Fig. 17. And the flow of overscale check is shown in Fig. 16.



#### • Usage of the PC

The ADU has a programmable threshold voltage comparator (PC) function. The threshold voltage is pre-setable from 0V to 5V range with 8 bit resolution. The comparator's output is stored into PCO bit at the end of comarison.

The programmable voltage comparison time is so short that the interrupt is not requested at this mode. The end of comparison needs to be confirmed by reading the  $1\rightarrow 0$  transition of the BSY bit in R2.



Figure 18 Function Diagram of the PC









Figure 20 PC Application Flow Chart Examples

# -HD46508, HD46508-1, HD46508A, HD46508A-1



How to use MI bit

MI bit (R1) functions as follows.

- (MI = 1: Internal MPX channel is inhibited in order to use
- attached external MPX channel.

(MI = 0: Internal MPX channel is enabled.

MI bit used to select either of External MPX and Internal MPX. External MPX is connected as follows.



[NOTE] When external MPX is used as the way figure 20, 1 dammy AD conversion or PC at MI=1 should be performed.

Figure 21 How to use External MPX

(d) Voltage Comparison between two channels.

Figure 20 PC Application Flow Chart Examples (continued)

## . EXAMPLE OF APPLIED CIRCUIT OF THE ADU



Figure 22 Single ADU System



