# National Semiconductor

# GAL20V8A-10, -12, -15, -20 Generic Array Logic

## **General Description**

The NSC E<sup>2</sup>CMOSTM GAL® device combines a high performance CMOS process with electrically erasable floating gate technology. This programmable memory technology applied to array logic provides designers with reconfigurable logic and bipolar performance at significantly reduced power levels.

The 24-pin GAL20V8A features 8 programmable Output Logic Macrocells (OLMCs) allowing each TRI-STATE® output to be configured by the user. Additionally, the GAL20V8A is capable of emulating, in a functional/fuse map/parametric compatible device, the most popular 24-pin PAL® device architectures.

Programming is accomplished using readily available hardware and software tools. NSC guarantees a minimum 100 erase/write cycles.

Unique test circuitry and reprogrammable cells allow complete AC, DC, cell and functionality testing during manufacture. Therefore, NSC guarantees 100% field programmability of the GAL devices. In addition, electronic signature is available to provide positive device ID. A security circuit is built-in, providing proprietary designs with copy protection.

### Features

- High performance E<sup>2</sup>CMOS technology
  - 10 ns maximum propagation delay
  - $-f_{CLK} = 62.5 \text{ MHz}$
  - 8 ns maximum from clock input to data output
  - TTL compatible 24 mA outputs
  - UltraMOS® III advanced CMOS technology
- 36% reduction in power
  - 115 mA max I<sub>CC</sub>
- Electrically erasable cell technology
  - Reconfigurable logic
  - Reprogrammable cells
  - 100% tested/guaranteed 100% yields
  - High speed electrical erasure (<50 ms)
  - 20 year data retention
- Eight output logic macrocells
  - Maximum flexibility for complex logic designs
  - Programmable output polarity
    Also emulates 24-pin PAL devices with full function/ fuse map/parametric compatibility
- Preload and power-up reset of all registers — 100% functional testability
- Fully supported by National PLAN<sup>™</sup> development software
- Security cell prevents copying logic
- Electronic signature for identification
- Same JEDEC map as GAL20V8


## PAL Replacement by Device Type

	-	nall Mode			legister AL'' Mo	"Medium PAL" Mode		
14L8	16L6	18L4	20L2	20R8	20R6	20R4	20L8	
14H8	16H6	18H4	20H2	20RP8	20RP6	20RP4	20H8	
14P8	16P6	18P4	20P2				20P8	

### PAL Replacement by Speed/Power

	PAL		GAL
Speed Series	Speed	Power	Speed Version
D	10 ns	180 mA	10L (115 mA)
D (MIL)	15 ns	180 mA	15L (140 mA)
D2	15 ns	105 mA	15L (115 mA)
В	15 ns	180 mA	15L (115 mA)
D2 (MIL)	20 ns	105 mA	20L (140 mA)
B (MIL)	20 ns	180 mA	20L (140 mA)

## Block Diagram—GAL20V8A



#### Absolute Maximum Ratings (Note 1)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Supply Voltage (V <sub>CC</sub> )	-0.5V to + 7.0V
Input Voltage (Note 2)	-2.5V to V <sub>CC</sub> $+1.0V$
Off-State Output Voltage (Note 2)	-2.5V to V <sub>CC</sub> $+1.0V$
Output Current	± 100 mA
Storage Temperature	-65°C to +150°C

Ambient Temperature with Power Applied	-65°C to +125°C
Junction Temperature	-65°C to +150°C
Lead Temperature (Soldering, 10 seconds)	260°C
ESD Tolerance $C_{ZAP} = 100 \text{ pF}$ $R_{ZAP} = 1500\Omega$	500V
Test Method: Human Body Model Test Specification: NSC SOP-5-02	

### **Recommended Operating Conditions**

#### SUPPLY VOLTAGE AND TEMPERATURE

Symbol	Parameter	Commercial		Industrial			Military			Units	
		Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	
v <sub>cc</sub>	Supply Voltage	4.75	5	5.25	4.5	5	5.5	4.5	5	5.5	v
TA	Operating Free-Air Temperature	0	25	75	-40	25	85	55	25		۰c
т <sub>с</sub>	Operating Case Temperature									125	•C

#### AC TIMING REQUIREMENTS

			GAL20	/8A-10L*	GAL20	V8A-12L	GAL20	V8A-15L	GAL20	8A-20L*	
Symbol	Parameter		СОМ		СОМ		COM IND/MIL		IND/MIL		Units
			Min	Max	Min	Max	Min	Max	Min	Max	]
tsu	Set-Up Time (Input or Feedbac	k before Clock)	10		12		12		15		ns
tн	Hold Time (Input a	fter Clock)	0		0		0		0		ns
tw	Clock Pulse Width	lock Pulse Width (High/Low)			8		10		12		ns
<sup>1</sup> CYCLE	Clock Cycle Period (Note 3)	d (with Feedback)	18		22		24		30		ns
fCLK	Clock Frequency	With Feedback	_	55.5		48.0		41.6		33.3	
	(Note 4)	Without Feedback		62.5		62.5		50.0		41.6	MHz
fj	Input Frequency (I	Note 5)		100.0		83.3		66.6		50.0	]
tpa	Clock Valid after P	ower-Up		100		100		100		100	ns

\*Preliminary

Note 1: Absolute maximum ratings are those values beyond which the device may be permanently damaged. Proper operation is not guaranteed outside the specified recommended operating conditions.

Note 2: Some device pins may be raised above these limits during programming and preload operations according to the applicable specification.

Note 3:  $t_{CYCLE} = t_{SU} + t_{CLK}$ 

Note 4:  $f_{CLK}$  (with feedback) =  $(t_{CYCLE})^{-1}$  $f_{CLK}$  (without feedback) =  $(2 t_w)^{-1}$ 

Note 5:  $f_{I} = (t_{PD})^{-1}$ 

Symbol	Parameter	Conditions		Temperature Range	Min	Тур	Max	Unita
VIH	High Level Input Voltage				2.0		V <sub>CC</sub> +1	v
VIL	Low Level Input Voltage				-0.5		0.8	v
Vон	High Level Output Voltage	V <sub>CC</sub> = Min	$I_{OH} = -3.2 \text{ mA}$	COM/IND	2.4	_		v
			$I_{OH} = -2.0 \text{ mA}$	MIL	2.4			v
VOL	Low Level Output Voltage	V <sub>CC</sub> = Min	I <sub>OL</sub> = 24 mA	COM/IND			0.5	v
			1 <sub>OL</sub> = 12 mA	MIL			0.5	v
lozн	High Level Off State Output Current	$V_{CC} = Max, V_O = V_{CC} (Max)$					10	μΑ
lozl	Low Level Off State Output Current	V <sub>CC</sub> = Max, V	$V_{CC} = Max, V_O = GND$				-10	μA
կ	Maximum Input Current	V <sub>CC</sub> = Max, V	$V_{\rm I} = V_{\rm CC}  ({\rm Max})$				10	μA
ιн	High Level Input Current	V <sub>CC</sub> = Max, V	$V_{I} = V_{CC} (Max)$				10	μA
1 <sub>IL</sub>	Low Level Input Current	V <sub>CC</sub> = Max, V	/I = GND				-10	μA
los*	Output Short Circuit Current	$V_{\rm CC} = 5.0V_{\rm c}$	V <sub>O</sub> = GND		- 30		- 150	mA
lcc	Supply Current	f = 25 MHz, \	/ <sub>CC</sub> = Max	СОМ			115	mA
				MIL/IND			140	mA
CI	Input Capacitance	$V_{\rm CC} = 5.0V_{\rm c}$	V <sub>I</sub> = 2.0V				8	pF
CI/O	I/O Capacitance	$V_{CC} = 5.0V, V_{CC}$	Vuo = 2.0V				10	pF


\*One output at a time for a maximum duration of one second.

### Switching Characteristics Over Recommended Operating Conditions


			GAL20V	8A-10L*	GAL20	V8A-12L	GAL20	/8A-15L	GAL20V	8A-20L*	
Symbol	Parameter	Conditions	co	M	C	м		OM /MIL	IND/	MIL	Units
			Min	Max	Min	Max	Min	Max	Min	Max	
t <sub>PD</sub>	Input or Feedback to Combinatorial Output	S1 Closed, $C_L = 50  pF$		10		12		15		20	ns
<sup>t</sup> CLK	Clock to Registered Output or Feedback	S1 Closed, C <sub>L</sub> = 50 pF		8		10		12		15	ns
<sup>t</sup> PZXG	G ↓ to Registered Output Enabled	Active High; S1 Open, $C_L = 50 \text{ pF}$ Active Low; S1 Closed, $C_L = 50 \text{ pF}$		10		10		15		18	ns
<sup>t</sup> PXZG	G ↑ to Registered Output Disabled	From $V_{OH}$ ; S1 Open, $C_L = 5 \text{ pF}$ From $V_{OL}$ ; S1 Closed, $C_L = 5 \text{ pF}$		10		10		15		18	ns
tPZXI	Input to Combinatorial Output Enabled via Product Term	Active High; S1 Open, $C_L = 50 \text{ pF}$ Active Low; S1 Closed, $C_L = 50 \text{ pF}$		10		12		15		20	ns
	Input to Combinatorial Output Disabled via Product Term	From $V_{OH}$ ; S1 Open, $C_L = 5 \text{ pF}$ From $V_{OL}$ ; S1 Closed, $C_L = 5 \text{ pF}$		10		12		15		20	ns
	Power-Up to Registered Output High	S1 Closed, C <sub>L</sub> = 50 pF		45		45		45		45	μs


Preliminary

## AC Test Load




### **Test Waveforms**






**Propagation Delay** 



TL/L/10000-13

Enable and Disable



#### TL/L/10000-14


#### Notes:


CL includes probe and jig capacitance.

 $V_{T} = 1.5V.$ 

Test inputs have rise and fall times of 5 ns between 0.3V and 2.7V.

In the examples above, the phase relationships between inputs and outputs have been chosen arbitrarily.





### **Functional Description**

The GAL logic array consists of a programmable AND array with fixed OR-gate connections, similar to the bipolar PAL architecture. The logic array is organized as 20 complementary input lines crossing 64 "product term" lines with a programmable E<sup>2</sup>PROM cell at each intersection (2560 cells). Each programmable cell may establish a connection between an input line (true or complement phase of an array input signal) and a product term. A product term is satisfied (logically true) while all of the input lines "connected" to it are in the high logic state.

The 64 product terms are organized into eight output groups with eight terms each. Seven or eight of the product terms in each output group feed into an OR-gate to produce each output logic function; one of the product terms may instead be used to control the associated TRI-STATE device output. The fundamental transfer function of each GAL output is the familiar Boolean sum-of-products. Design development software is available which accepts Boolean equations and converts them automatically into GAL programming patterns.

As shown in the GAL20V8A Block Diagram (Figure 1), a total of eight output logic functions are available. Each of the AND/OR logic functions feeds into an "output logic macrocell" (OLMC). The eight OLMCs control the flow of input and output signals between the logic array and the device's I/O pins.

Under control of an OLMC, each output may be designated either registered or combinatorial (non-registered). In the registered output configuration, the logic function output passes through a D-type flip-flop triggered by the rising edge of the clock input. Additionally, the logic function's output polarity may be designated active-low or active-high (adjusted before the register, if present). OLMC options such as these are selected using a set of programmable architecture control cells. These architecture cells are normally configured automatically by the development software or programming hardware.

All of the possible I/O configurations of the GAL20V8A are classified into three basic modes: "Small-PAL" mode, "Registered-PAL" mode and "Medium-PAL" mode. These modes correspond to the architectures of the PAL families which the GAL20V8A can emulate. The modes determine the mixture of OLMC configurations which can be selected for the device. The OLMC Selection table (Table I) lists which functions can be selected on device pins\* 1, 13 and 15 through 22 for each of the three modes. The logic diagrams in *Figure 3* illustrate these OLMC functions.

"OUTPUT" represents the always-active combinatorial output configuration available in the "Small-PAL" mode. "REG-ISTER" is the registered output with register feedback available in the "Registered-PAL" mode. "I/O" is the combinatorial bidirectional I/O available in "Registered-PAL" and "Medium-PAL" modes. "TRI-STATE" is the TRI-STATE combinatorial output function appearing on pins<sup>•</sup> 15 and 22 in the "Medium-PAL" mode. "INPUT" in Table I denotes an OLMC used as a dedicated input only.


In the "Small-PAL" and "Medium-PAL" modes (Table I), pins\* 1 and 13 are always dedicated inputs. In the "Registered-PAL" mode, however, pin\* 1 becomes the clock input controlling all OLMC registers, and pin\* 13 becomes the output enable (G) input controlling the TRI-STATE outputs of all registered OLMCs. Within the "Small-PAL" and "Registered-PAL" modes in Table I, the functions of pins\* 15 through 22 can be selected individually from either of the two functions listed. For example, in "Registered-PAL" mode, pins\* 15 through 22 can each be designated as either a registered output or a combinatorial I/O. The "Medium-PAL" mode represents a single fixed configuration used to emulate combinatorial medium PAL devices (20L8, 20H8, 20P8).

Table II lists the bipolar PAL products which the GAL20V8A can emulate, and the specific input/output configurations used. This is just a subset, however, of all the configurations provided in Table I.


All registers in a GAL device are reset to the low state upon power-up. The active-low outputs, in turn, assume high logic levels (if enabled) regardless of the selected output polarity. This may simplify sequential circuit design and test. To ensure successful power-up reset,  $V_{CC}$  must rise monotonically until the specified operating voltage is attained. During power-up, the clock input should assume a valid, stable logic state as early as possible (within the specified time, tp<sub>R</sub>) to avoid interfering with the reset operation. The clock input should also remain stable until after the power-up reset operation is completed to allow the registers to capture the proper next state on the first high-going clock transition.

It should be noted that the switching of any input not logically connected to a product term or logic function has no effect on the associated output logic state. To minimize power consumption, however, unused inputs should be connected to a stable logic level such as ground or  $V_{CC}$  (CMOS GAL inputs may be tied directly to the supply voltage without causing excessive loading conditions).

 Applies to 24-pin DIP packages for GAL20V8A; refer to the 28-lead PCC Connection Diagram for conversion.



#### 28-Lead PLCC Connection Diagram



#### Clock/Input Frequency Specifications

The clock frequency (f<sub>CLK</sub>) parameter listed in the Recommended Operating Conditions table specifies the maximum speed at which the GAL registers are guaranteed to operate. Clock frequency is defined differently for the two cases in which register feedback is used versus when it is not. In a data-path type application, when the logic functions fed into the registers are not dependent on register feedback from the previous cycle (i.e. based only on external inputs), the minimum required cycle period (f<sub>CLK</sub>-1 without feedback) is defined as the greater of the minimum clock period (tw high +  $t_w$  low) and the minimum "data window" period ( $t_{SU}$  + t<sub>H</sub>). This assumes optimal alignment between data inputs and the clock input. In sequential logic applications such as state machines, the minimum required cycle period (t<sub>CYCLE</sub> =  $f_{CLK}^{-1}$  with feedback) is defined as  $t_{CLK} + t_{SU}$ . This provides sufficient time for outputs from the registers to feed back through the logic array and set up on the inputs to the registers before the end of each cycle.

The input frequency ( $f_1$ ) parameter specifies the maximum rate at which each GAL input can be toggled and still produce valid logic transitions on each combinatorial output. The  $f_1$  specification is derived as the inverse of the combinatorial propagation delay ( $t_{PD}$ ).

### **Design Development Support**

A variety of software tools and programming equipment is available to support the development of designs using GAL products. Typical software packages accept Boolean logic equations to define desired functions. Most are available to run on personal computers and generate a JEDEC-compatible "cell-map" (analogous to a PAL "fuse-map"). The industry-standard JEDEC format ensures that the resulting cell-map file can be down-loaded into a variety of program ming equipment. Many software packages and programming units support a large variety of programmable logic products as well. The PLANTM software package from National Semiconductor supports all programmable logic products available from National and is fully JEDEC-compatible. PLAN software also provides automatic device selection based on the designer's Boolean logic equations.

National strongly recommends using only approved programming hardware and software for developing GAL designs. Programming using unapproved equipment generally voids all guarantees. Approved programmers incorporate specialized programming algorithms that program the array and automatically configure the architecture cells. To ensure data retention and reliability, the programming algorithm also tracks the number of programming cycles to which each GAL device has been subjected since shipment, and stores this information automatically in the device.

The special GAL programming algorithm can also program a GAL device using a standard fuse-map developed for any of the emulated PAL products. PAL fuse-maps can be created by any JEDEC-compatible PAL development software or by loading the fuse pattern from an existing programmed PAL device into the programming unit (provided the PAL device has not been secured). However, to utilize the full flexibility of the GAL architecture, true GAL development software (such as PLAN software) is recommended.

Detailed logic diagrams showing all JEDEC cell-map addresses in the GAL logic array and OLMC are provided for direct map editing and diagnostic purposes (see "Programming Details"). For a list of current software and programming support tools available for these devices, please contact your local National sales representative or distributor. If detailed specifications of the GAL programming algorithm are needed, please contact the National Semiconductor Programmable Device Support department.

## **OLMC Selection Table**




	TABLE I	
"Small-PAL" Mode	"Registered-PAL" Mode	"Medium-PAL" Mode
INPUT	CLOCK	INPUT
INPUT or OUTPUT*	<b>REGISTER or I/O</b>	TRI-STATE**
INPUT or OUTPUT*	<b>REGISTER or I/O</b>	1/0
INPUT or OUTPUT*	REGISTER or I/O	1/0
OUTPUT*	REGISTER or I/O	1/0
OUTPUT*	<b>REGISTER or I/O</b>	1/0
INPUT or OUTPUT	<b>REGISTER or I/O</b>	1/0
INPUT or OUTPUT*	<b>REGISTER or I/O</b>	1/0
INPUT or OUTPUT*	<b>REGISTER or I/O</b>	TRI-STATE**
INPUT	OUTPUT ENABLE (G)	INPUT

· Active combinatorial output

\*\*TRI-STATE combinatorial output

Note: Pin numbers above apply to 24-pin DIP packages; refer to the 28-lead PCC Connection Diagram for conversion.


### **PAL Replacement Configurations**

						TABLE	E 11			
				"Small-P	AL" Mode		"Regi	"Medium-PAL" Mode		
_		+	INPUT	INPUT	INPUT	INPUT	CLOCK	CLOCK	CLOCK	INPUT
L	0	24) v <sub>cc</sub> 23) i			Ŧ					
1 🖸		221→	OUTPUT*	INPUT	INPUT	INPUT	REGISTER	1/0	1/0	TRI-STATE**
년 1 1		21→	OUTPUT*	OUTPUT	INPUT	INPUT	REGISTER	REGISTER	1/0	1/0
1 3		20→	OUTPUT*	OUTPUT*	OUTPUT*	INPUT	REGISTER	REGISTER	REGISTER	1/0
י ע די ו	GAL20V8A	⊡>	OUTPUT*	OUTPUT*	OUTPUT*	OUTPUT*	REGISTER	REGISTER	REGISTER	1/0
<u>ت</u> ا			OUTPUT*	OUTPUT*	OUTPUT*	OUTPUT*	REGISTER	REGISTER	REGISTER	1/0
<u>ی</u> ا		☑→	OUTPUT*	OUTPUT*	OUTPUT*	INPUT	REGISTER	REGISTER	REGISTER	1/0
া 💽		10 <b></b>	OUTPUT*	OUTPUT*	INPUT	INPUT	REGISTER	REGISTER	1/0	1/0
		,ॼ —→	OUTPUT*	INPUT	INPUT	INPUT	REGISTER	1/0	1/0	TRI-STATE**
		⊡ , ⊡	INPUT	INPUT	INPUT	INPUT	ច	G	ថ	INPUT
L		 TL/L/10000-22	14L8	16L6	16L4	2012	20R8	20R6	20R4	20L8
		Emulated	14H8	16H6	18H4	20H2	20RP8	20RP6	20RP4	20H8
		PAL Products	14P8	16P6	18P4	20P2				20P8

Active combinatorial output.

\*\*TRI-STATE combinatorial output.

Note: Pin numbers above apply to 24-pin DIP packages; refer to the 28-pin PCC Connection Diagram for conversion.



## Security Cell

A security cell is provided on all GAL20V8A devices as a deterrent to unauthorized copying of the array configuration patterns. Once programmed, the circuitry enabling array access is disabled, preventing further programming or verification of the array. The security cell can be erased only in conjunction with the array during a bulk erase cycle, so the original configuration can never be examined once this cell is programmed.

### **Electronic Signature**

Each GAL device contains an electronic signature word consisting of 64 bits of reprogrammable memory. The electronic signature word can be programmed to contain any identification information desired by the user. Some uses include pattern identification labels, revision numbers, dates, inventory control information, etc. The data stored in the electronic signature word has no effect on the functionality of the device. The information is read out of the device using the normal program verification procedure provided by the programming equipment. The information may be accessed at any time independent of the state of the security cell. National's PLAN development software allows electronic signature data to be entered by the user and downloaded to the programming equipment.

### **Bulk Erase**

The programming equipment automatically performs a bulk erase operation prior to each programming operation. No special erase operation need be performed by the user. Bulk erase clears the logic array, architecture cells, security cell, and electronic signature information. The GAL device is thereby reverted back to its virgin state.

### **Latch-Up Protection**

GAL devices are designed with an on-chip charge pump to negatively bias the substrate. The negative bias is of sufficient magnitude to prevent input undershoots from causing the circuitry to latch. Additionally, outputs are designed with n-channel pullups instead of the traditional p-channel pullups to eliminate any possibility of SCR induced latching.

To insure that no undesired bias conditions occur with P+ diffusions, a Latch-Lock™ power-up circuitry has been developed. The drain of all P channel devices normally connected to the device supply are now connected to an alternate supply that powers up after the device N-wells have been biased and the substrate has reached its negative clamp value. This prevents any hazardous bias conditions from developing in the power-up sequence. After power-up is complete, the Latch-Lock circuitry becomes dormant until a full power-down has occurred; this eliminates the chance of an unwanted P channel power-down during device operation.

### Manufacturer Testing

Because of E<sup>2</sup>CMOS technology, GAL devices can be reprogrammed in milliseconds. This allows each device to be completely tested by the manufacturer using numerous logic array and architecture patterns prior to shipping. Every programmable cell and every logic path through every device is fully tested for programmability, functionality and performance to all AC and DC parameters. The customer can therefore expect 100% programming and functional yield and 100% compliance of all GAL products to datasheet specifications.

The testing procedure performed on all GAL devices by the manufacturer tests all aspects of device operation. Extensive testing of all programmable cells in the device include margin testing, internal verify, and program retention during high-temperature bake. All DC and AC parameters are tested at hot and cold temperatures using a variety of worstcase logic and signal patterns. Functional tests include reprogramming each OLMC to all valid architectural configurations.

### **Register Preload**

The register preload feature allows OLMC registers to be directly loaded with any desired data pattern. It also allows the present state of OLMC registers to be examined regardless of TRI-STATE control conditions. This simplifies testing of devices after programming. A device may be put into any desired register state at any point during the functional test sequence. The test sequence may then be resumed to verify proper next-state transitions. This allows complete verification of sequential logic circuits, including states that are normally impossible or difficult to reach. It may also shorten the overall test time significantly.

Register preload is not an operational mode and is not intended for board-level testing because elevated voltage levels must be applied to the device. The programming equipment normally provides the register preload capability as part of its functional test facility. Note that the testing of GAL devices after programming by the user may be considered unnecessary because all E<sup>2</sup>CMOS GAL products are completely tested by the manufacturer, guaranteeing 100% post-programming functional yield.

The register preload algorithm is described for those users who wish to test programmed GAL devices using test equipment other than approved GAL programming equipment. As shown in the Register Preload Waveform in *Figure 5*, the preload sequence must not begin until the normal power-up reset operation has completed (after time t<sub>RESET</sub>). The device is placed into preload mode by raising the "PRLD" input (pin\* 13) to voltage V<sub>IES</sub>, as specified in the Register Preload Specifications (Table III).

To preload the OLMC registers, a series of data bits are shifted into the device on the "S<sub>DIN</sub>" input (pin<sup>•</sup> 11), one bit for each OLMC in which registered output has been selected. (Non-registered OLMCs are bypassed.) The shift sequence is clocked by the rising edge of the "D<sub>CLK</sub>" input (pin<sup>•</sup> 1). The data stream is shifted in through the registered OLMC with the lowest corresponding pin number, and then "upward" through all remaining registered OLMCs in pinnumber ascending order. Therefore, the first data bit in the series is ultimately loaded into the registered OLMC with the highest corresponding pin number, as shown in *Figure 4*.


\*Applies to 24-pin DIP packages for GAL20V8A; refer to the 28-lead PCC Connection Diagram for conversion.

#### Register Preload (Continued)

As the data series is shifted into the S<sub>DIN</sub> input, the contents of all registers (in registered OLMCs) are shifted "upward" and out onto the "S<sub>DOUT</sub>" output (pin\* 15). Complete present-state information can be examined in this manner. Test fixtures can be devised to test several GAL devices in which the S<sub>DOUT</sub> pin of each chip is connected to the S<sub>DIN</sub> pin of the next, and all preload and present-state data can be shifted around a single serial loop.

Note that when shifting register data into  $S_{DIN}$  or out of  $S_{DOUT}, V_{IL}/V_{OL}$  = register reset (0), and  $V_{IH}/V_{OH}$  = register states are always inverted (active-low) on the normal output pins regardless of the selected output polarity (polarity affects logic function values before register inputs).

\*Applies to 24-pin DIP packages for GAL20V8A; refer to the 28-lead PCC Connection Diagram for conversion.



TL/L/10000-27

GAL20V8A-10, -12, -15, -20

\*\*The S<sub>DOUT</sub> output buffer is an open drain output during pretoad. This pin should be terminated to V<sub>CC</sub> with a 10 k $\Omega$  resistor.


FIGURE 4. Output Register Preload Pinout

### **Register Preload Specifications**

Symbol	Parameter	Conditions	Min	Тур	Max	Units
VIH	Input Voltage (High)		2.40		V <sub>CC</sub>	v
VIL	Input Voltage (Low)		0.00		0.50	v
VIES	Register Preload Input Voltage		14.5	15	15.5	V
VOH	Output Voltage (High) (Note 1)				Vcc	V
VOL	Output Voltage (Low) (Note 1)	l <sub>OL</sub> ≤ 12 mA	0.00		0.50	v
կլլ, կլ	Input Current (Programming)			±1	±10	μA
Юн	High Level Output Current (Note 1)	V <sub>OH</sub> ≤ V <sub>CC</sub>			10	μΑ
tpwv	Verify Pulse Width		1	5	10	μs
t <sub>D</sub>	Pulse Sequence Delay		1	5	10	μs
<b>t</b> RESET	Register Reset Time from Valid V <sub>CC</sub>				45	μS

Note 1: The SDOUT output buffer is an open drain output. This pin should be terminated to VCC with a 10k resistor.


### **Register Preload Waveforms**



**FIGURE 5** 

\*\*The S<sub>DOUT</sub> output buller is an open drain output during preload. This pin should be terminated to V<sub>CC</sub> with a 10 k $\Omega$  resistor.

# TABLE III



And always active. registered. Note: Pin numbers above apply to 24-pin DIP packages; refer to the 28-lead PCC Connection Diagram for conversion.

14.15

18, 19

22,23

26, 27

30, 31

34, 35

38, 39

Note 1: All even and odd numbered JEDEC input line numbers correspond to true and complement array inputs, respectively.

\*Active combinatorial output.

\*\*\*Pin 21

\*\*\*Pin 20

\*\*\*Pin 19

\*\*\*Pin 18

•••Pin 17

\*\*\*Pin 16

\*\*\*Pin 15

Pin 14

Pin 13

\*\*TRI-STATE combinatorial output.

\*\*\*AC1n applies to these I/O pins only.

OUTPUT\*

OUTPUT\*

OUTPUT\*

OUTPUT\*

OUTPUT\*

OUTPUT\*

OUTPUT\*

INPUT

INPUT

 $AC1_n = 0$ 

INPUT

INPUT

NC

NC

INPUT

INPUT

INPUT

INPUT

INPUT

 $\begin{array}{c|c} 0 & AC1_n = 1 \\ \hline SYN = 1, AC0 = 0 \end{array}$ 

All outputs are combinatorial

REGISTER

REGISTER

REGISTER

REGISTER

REGISTER

REGISTER

REGISTER

INPUT

G

 $AC1_n = 0$ 

1/0

1/0

1/0

1/0

1/0

1/0

1/0

INPUT

G

 $AC1_n \approx 1$ 

SYN = 0, AC0 = 1

At least one output is

10, 11

14.15

18, 19

22, 23

26, 27

30, 31

34, 35

38, 39

1/0

1/0

1/0

1/0

1/0

1/0

TRI-STATE\*\*

INPUT

INPUT

 $AC1_n = 1$ 

SYN = 1, AC0 = 1

All I/O pins are combinatorial.

10, 11

14.15

18, 19


22, 23

26, 27

30, 31

34.35

38, 39



2-191

GAL20V8A-10, -12, -15, -20

### **Programming Details**

Understanding the information in this section is not essential when using approved programming equipment and software for developing GAL designs. This is a more thorough disclosure of the GAL architecture provided for direct JEDEC cell-map editing and diagnostic purposes. This section alone, however, does not contain sufficient information to implement the GAL programming algorithm. If detailed specifications of the GAL programming algorithm are needed, please contact the National Semiconductor Programmable Device Support department.

As mentioned in the Functional Description, the OLMC is responsible for selecting input and/or output paths, registered vs. combinatorial outputs, active-high or low polarity, and common vs. locally-controlled TRI-STATE control. Additionally, the OLMCs select between alternate logic array input paths to maintain JEDEC cell-map compatibility with either "small-PAL" or "medium-PAL" logic arrays.

The various configurations of the OLMCs are controlled by a set of programmable "architecture" cells, separate from the logic-defining array cells. Each GAL device contains two "global" architecture cells, "SYN" and "ACO", which affect all OLMCs. Each of the devices's eight OLMCs also contains two "local" cells, "AC1" and "XOR". The OLMC Logic Diagram in *Figure 6* shows how the architecture cells select the different paths through the OLMC.

The SYN bit controls whether a device will have any registered outputs (SYN = 0) or will be purely combinatorial (SYN = 1). The SYN bit determines whether device pins\* 1 and 13 are used as the clock and global TRI-STATE control inputs (SYN = 0) or whether they are ordinary inputs (SYN = 1). The AC0 bit selects between the "Small-PAL" mode and the "Medium/Registered-PAL" modes. The function of the AC1 bits depend on the state of the AC0 bit. In "Small-PAL" mode (AC0 = 0), the AC1 bit in each OLMC determines whether the associated device pin is an output (AC1 = 0) or an input (AC1 = 1). In "Registered-PAL" mode (AC0 = 1), the AC1 bit determines whether each OLMC is registered (AC1 = 0) or combinatorial (AC1 = 1). In "Medium-PAL" mode (AC0 = 1), the AC1 bits in all OLMCs must be set to 1 (combinatorial). All of the valid architecture bit configurations are shown in the OLMC Architecture table (Table IV), which has the same familiar format used in the OLMC Selection table (Table I).

Independent of SYN, AC0 and the AC1 bits, the XOR bit in each OLMC selects between active-low (XOR = 0) or active-high (XOR = 1) output polarity.

\*Applies to 24-pin DIP packages for GAL20V8A; refer to the 28-lead PCC Connection Diagram for conversion.