



1.0 Part Numbers

AMIS Part Ordering Number 11486-801

AMIS Marketing Number (old) FS6377-01

HP Part Number 1822-0041

2.0 Features

- Three on-chip PLLs with programmable Reference and Feedback Dividers
- Four independently programmable muxes and post dividers
- I²C[™]-bus serial interface
- Programmable power-down of all PLLs and output clock drivers
- One PLL and two mux/post-divider combinations can be modified by SEL CD input
- Tristate outputs for board testing
- 5V to 3.3V operation

IS09001

- Accepts 5MHz to 27MHz crystal resonators
- Commercial (FS6377-01) and industrial (FS6377-01i) temperature ranges

3.0 Description

The FS6377 is a CMOS clock generator IC designed to minimize cost and component count in a variety of electronic systems. Three I²C-programmable phase-locked loops feeding four programmable muxes and post dividers provide a high degree of flexibility.

Figure 1: Pin Configuration





Figure 2: Block Diagram



 I^2C is a licensed trademark of Philips Electronics, N.V. American Microsystems, Inc., reserves the right to change the detail specifications as may be required to permit improvements in the design of its products.

Programmable 3-PLL Clock Generator IC



Table 1: Pin Descriptions

Key: AI = Analog Input; AO = Analog Output; DI = Digital Input; DI = Input with Internal Pull-Up; DI_D = Input with Internal Pull-Down; DIO = Digital Input/Output; DI = Digital Input/Output; DI = Digital Input, DO = Digital Output; P = Power/Ground; # = Active Low pin

PIN	TYPE	NAME	DESCRIPTION			
1	DI ^U O	SDA	Serial Interface Data Input/Output			
2	DI ^U	SEL_CD	Selects one of two PLL C, Mux C/D, and Post Divider C/D combinations			
3	DI ^U	PD	Power-Down Input			
4	Р	VSS	Ground			
5	Al	XIN	Crystal Oscillator Input			
6	AO	XOUT	Crystal Oscillator Output			
7	DI ^U	OE	Output Enable Input			
8	Р	VDD	Power Supply (5V to 3.3V)			
9	DI ^U	ADDR	Address Select			
10	DO	CLK_D	D Clock Output			
11	Р	VSS	Ground			
12	DO	CLK_C	C Clock Output			
13	DO	CLK_B	B Clock Output			
14	Р	VDD	Power Supply (5V to 3.3V)			
15	DO	CLK_A	A Clock Output			
16	DI ^U	SCL	Serial Interface Clock Input			

4.0 Functional Block Description

4.1 Phase Locked Loops


Each of the three on-chip phase-locked loops (PLLs) is a standard phase- and frequency-locked loop architecture that multiplies a reference frequency to a desired frequency by a ratio of integers. This frequency multiplication is exact.

As shown in Figure 3, each PLL consists of a Reference Divider, a Phase-Frequency Detector (PFD), a charge pump, an internal loop filter, a Voltage-Controlled Oscillator (VCO), and a Feedback Divider.

During operation, the reference frequency (f_{REF}), generated by the on-board crystal oscillator, is first reduced by the Reference Divider. The divider value is called the "modulus," and is denoted as N_R for the Reference Divider. The divided reference is then fed into the PFD.

The PFD controls the frequency of the VCO (f_{VCO}) through the charge pump and loop filter. The VCO provides a high-speed, low noise, continuously variable frequency clock source for the PLL. The output of the VCO is fed back to the PFD through the Feedback Divider (the modulus is denoted by $N_{\rm F}$) to close the loop.

Figure 3: PLL Diagram



The PFD will drive the VCO up or down in frequency until the divided reference frequency and the divided VCO frequency appearing at the inputs of the PFD are equal. The input/output relationship between the reference frequency and the VCO frequency is

$$f_{VCO} = f_{REF} \left(\frac{N_F}{N_R} \right).$$

11.22.02



4.1.1 Reference Divider

The Reference Divider is designed for low phase jitter. The divider accepts the output of the reference oscillator and provides a divided-down frequency to the PFD. The Reference Divider is an 8-bit divider, and can be programmed for any modulus from 1 to 255 by programming the equivalent binary value. A divide-by-256 can also be achieved by programming the eight bits to 00h.


4.1.2 Feedback Divider

The Feedback Divider is based on a dual-modulus prescaler technique. The technique allows the same granularity as a fully programmable feedback divider, while still allowing the programmable portion to operate at low speed. A high-speed pre-divider (also called a prescaler) is placed between the VCO and the programmable Feedback Divider because of the high speeds at which the VCO can operate. The dual-modulus technique insures reliable operation at any speed that the VCO can achieve and reduces the overall power consumption of the divider.

For example, a fixed divide-by-eight could be used in the Feedback Divider. Unfortunately, a divide-by-eight would limit the effective modulus of the entire feedback divider to multiples of eight. This limitation would restrict the ability of the PLL to achieve a desired input-frequency-to-output-frequency ratio without making both the Reference and Feedback Divider values comparatively large.

A large feedback modulus means that the divided VCO frequency is relatively low, requiring a wide loop bandwidth to permit the low frequencies. A narrow loop bandwidth tuned to high frequencies is essential to minimizing jitter; therefore, divider moduli should always be as small as possible.

Figure 4: Feedback Divider



To understand the operation, refer to Figure 4. The M-counter (with a modulus always equal to M) is cascaded with the dual-modulus prescaler. The A-counter controls the modulus of the prescaler. If the value programmed into the A-counter is A, the prescaler will be set to divide by N+1 for A prescaler outputs. Thereafter, the prescaler divides by N until the M-counter output resets the A-counter, and the cycle begins again. Note that N=8, and A and M are binary numbers.

Suppose that the A-counter is programmed to zero. The modulus of the prescaler will always be fixed at N; and the entire modulus of the feedback divider becomes MxN.

Next, suppose that the A-counter is programmed to a one. This causes the prescaler to switch to a divide-by-N+1 for its first divide cycle and then revert to a divide-by-N. In effect, the A-counter absorbs (or "swallows") one extra clock during the entire cycle of the Feedback Divider. The overall modulus is now seen to be equal to $M\times N+1$.

This example can be extended to show that the Feedback Divider Modulus is equal to M×N+A, where A≤M.

4.1.3 Feedback Divider Programming

For proper operation of the Feedback Divider, the A-counter must be programmed only for values that are less than or equal to the M-counter. Therefore, not all divider moduli below 56 are available for use. The selection of divider values is listed in Table 2.

Above a modulus of 56, the Feedback Divider can be programmed to any value up to 2047.

Table 2: Feedback Divider Modulus Under 56

M-COUNTER:	A-COUNTER: FBKDIV[2:0]							
FBKDIV[10:3]	000	001	010	011	100	101	110	111
0000001	8	9	-	-	-	-	-	-
0000010	16	17	18	-	-	-	-	-
00000011	24	25	26	27	-	-	-	-
00000100	32	33	34	35	36	-	-	-
00000101	40	41	42	43	44	45	-	-
00000110	48	49	50	51	52	53	54	-
00000111	56	57	58	59	60	61	62	63
	·	FEEDBACK DIVIDER MODULUS						

Programmable 3-PLL Clock Generator IC



4.2 Post Divider Muxes

As shown in Figure 2, an input mux in front of each Post Divider stage can select from any one of the PLL frequencies or the reference frequency. The frequency selection is done via the I^2 C-bus.

The input frequency on two of the four muxes (Mux C and D in Figure 2) can be changed without reprogramming by a logic-level input on the SEL_CD pin.

4.3 Post Dividers

The Post Divider performs several useful functions. First, it allows the VCO to be operated in a narrower range of speeds compared to the variety of output clock speeds that the device is required to generate. Second, it changes the basic PLL equation to

$$f_{CLK} = f_{REF} \left(\frac{N_F}{N_R} \right) \left(\frac{1}{N_P} \right)$$

where N_F , N_R , and N_P are the Feedback, Reference, and Post Divider moduli respectively, and f_{CLK} and f_{REF} are the output and reference oscillator frequencies. The extra integer in the denominator permits more flexibility in the programming of the loop for many applications where frequencies must be achieved exactly.

The modulus on two of the four Post Dividers muxes (Post Dividers C and D in Figure 2) can be altered without reprogramming by a logic level on the SEL_CD pin.

5.0 Device Operation

The FS6377 powers up with all internal registers cleared to zero, delivering the crystal frequency to all outputs. For operation to occur, the registers must be loaded in a most-significant-bit (MSB) to least-significant-bit (LSB) order. The register mapping of the FS6377 is shown in Table 3, and I²C-bus programming information is detailed in Section 6.0.

Control of the Reference, Feedback, and Post Dividers is detailed in Table 6. Selection of these dividers directly controls how fast the VCO will run. The maximum VCO speed is noted in Table 15.

5.1 SEL_CD Input

The SEL_CD pin provides a way to alter the operation of PLL C, Muxes C and D, and Post Dividers C and D without having to reprogram the device. A logic-low on the SEL_CD pin selects the control bits with a "C1" or "D1" notation, per Table 3. A logic-high on the SEL_CD pin selects the control bits with "C2" or "D2" notation, per Table 3.

Note that changing between two running frequencies using the SEL_CD pin may produce glitches in the output, especially if the post-divider(s) is/are altered.

5.2 Power-Down and Output Enable

A logic-high on the PD pin powers down only those portions of the FS6377 which have their respective power-down control bits enabled. Note that the PD pin has an internal pull-up.

When a Post Divider is powered down, the associated output driver is forced low. When all PLLs and Post Dividers are powered down the crystal oscillator is also powered down. The XIN pin is forced low, and the XOUT pin is pulled high.

A logic-low on the OE pin tristates all output clocks. Note that this pin has an internal pull-up.

5.3 Oscillator Overdrive

For applications where an external reference clock is provided (and the crystal oscillator is not required), the reference clock should be connected to XOUT and XIN should be left unconnected (float).

For best results, make sure the reference clock signal is as jitter-free as possible, can drive a 40pF load with fast rise and fall times, and can swing rail-to-rail.

If the reference clock is not a rail-to-rail signal, the reference must be AC coupled to XOUT through a $0.01\mu F$ or $0.1\mu F$ capacitor. A minimum 1V peak-to-peak signal is required to drive the internal differential oscillator buffer.



I²C-bus Control Interface 6.0



This device is a read/write slave device meeting all Philips I²C-bus specifications except a "general call." The bus has to be **BUS** controlled by a master device that generates

the serial clock SCL, controls bus access, and generates the START and STOP conditions while the device works as a slave. Both master and slave can operate as a transmitter or receiver, but the master device determines which mode is activated. A device that sends data onto the bus is defined as the transmitter, and a device receiving data as the receiver.

I²C-bus logic levels noted herein are based on a percentage of the power supply (V_{DD}). A logic-one corresponds to a nominal voltage of V_{DD}, while a logic-zero corresponds to ground (V_{SS}) .

6.1 **Bus Conditions**

Data transfer on the bus can only be initiated when the bus is not busy. During the data transfer, the data line (SDA) must remain stable whenever the clock line (SCL) is high. Changes in the data line while the clock line is high will be interpreted by the device as a START or STOP condition. The following bus conditions are defined by the I²C-bus protocol.

6.1.1 **Not Busy**

Both the data (SDA) and clock (SCL) lines remain high to indicate the bus is not busy.

6.1.2 START Data Transfer

A high to low transition of the SDA line while the SCL input is high indicates a START condition. All commands to the device must be preceded by a START condition.

STOP Data Transfer 6.1.3

A low to high transition of the SDA line while SCL is held high indicates a STOP condition. All commands to the device must be followed by a STOP condition.

6.1.4 Data Valid

The state of the SDA line represents valid data if the SDA line is stable for the duration of the high period of the SCL line after a START condition occurs. The data on the SDA line must be changed only during the low period of the SCL signal. There is one clock pulse per data bit.

Each data transfer is initiated by a START condition and terminated with a STOP condition. The number of data bytes transferred between START and STOP conditions is determined by the master device, and can continue indefinitely. However, data that is overwritten to the device after the first sixteen bytes will overflow into the first register, then the second, and so on, in a first-in, firstoverwritten fashion.

6.1.5 Acknowledge

When addressed, the receiving device is required to generate an Acknowledge after each byte is received. The master device must generate an extra clock pulse to coincide with the Acknowledge bit. The acknowledging device must pull the SDA line low during the high period of the master acknowledge clock pulse. Setup and hold times must be taken into account.

The master must signal an end of data to the slave by not generating and acknowledge bit on the last byte that has been read (clocked) out of the slave. In this case, the slave must leave the SDA line high to enable the master to generate a STOP condition.

PC-bus Operation 6.2

All programmable registers can be accessed randomly or sequentially via this bi-directional two wire digital interface. The device accepts the following I²C-bus commands.

6.2.1 Slave Address

After generating a START condition, the bus master broadcasts a seven-bit slave address followed by a R/W

The address of the device is:

A6	A5	A4	А3	A2	A1	A0
1	0	1	1	Х	0	0

where X is controlled by the logic level at the ADDR pin.

The variable ADDR bit allows two different devices to exist on the same bus. Note that every device on an I²Cbus must have a unique address to avoid bus conflicts. The default address sets A2 to one via the pull-up on the ADDR pin.

Programmable 3-PLL Clock Generator IC



6.2.2 Random Register Write Procedure

Random write operations allow the master to directly write to any register. To initiate a write procedure, the R/W bit that is transmitted after the seven-bit device address is a logic-low. This indicates to the addressed slave device that a register address will follow after the slave device acknowledges its device address. The register address is written into the slave's address pointer. Following an acknowledge by the slave, the master is allowed to write eight bits of data into the addressed register. A final acknowledge is returned by the device, and the master generates a STOP condition.

If either a STOP or a repeated START condition occurs during a Register Write, the data that has been transferred is ignored.

6.2.3 Random Register Read Procedure

Random read operations allow the master to directly read from any register. To perform a read procedure, the R/W bit that is transmitted after the seven-bit address is a logic-low, as in the Register Write procedure. This indicates to the addressed slave device that a register address will follow after the slave device acknowledges its device address. The register address is then written into the slave's address pointer.

Following an acknowledge by the slave, the master generates a repeated START condition. The repeated START terminates the write procedure, but not until after the slave's address pointer is set. The slave address is then resent, with the R/W bit set this time to a logic-high, indicating to the slave that data will be read. The slave will acknowledge the device address, and then transmits the eight-bit word. The master does not acknowledge the transfer but does generate a STOP condition.

6.2.4 Sequential Register Write Procedure

Sequential write operations allow the master to write to each register in order. The register pointer is automatically incremented after each write. This procedure is more efficient than the Random Register Write if several registers must be written.

To initiate a write procedure, the R/W bit that is transmitted after the seven-bit device address is a logic-low. This indicates to the addressed slave device that a register address will follow after the slave device acknowledges its device address. The register address is written into the slave's address pointer. Following an acknowledge by the slave, the master is allowed to write up to sixteen bytes of data into the addressed register before the register address pointer overflows back to the beginning address. An acknowledge by the device between each byte of data must occur before the next data byte is sent.

Registers are updated every time the device sends an acknowledge to the host. The register update does not wait for the STOP condition to occur. Registers are therefore updated at different times during a Sequential Register Write.

6.2.5 Sequential Register Read Procedure

Sequential read operations allow the master to read from each register in order. The register pointer is automatically incremented by one after each read. This procedure is more efficient than the Random Register Read if several registers must be read.

To perform a read procedure, the R/W bit that is transmitted after the seven-bit address is a logic-low, as in the Register Write procedure. This indicates to the addressed slave device that a register address will follow after the slave device acknowledges its device address. The register address is then written into the slave's address pointer.

Following an acknowledge by the slave, the master generates a repeated START condition. The repeated START terminates the write procedure, but not until after the slave's address pointer is set. The slave address is then resent, with the R/W bit set this time to a logic-high, indicating to the slave that data will be read. The slave will acknowledge the device address, and then transmits all sixteen bytes of data starting with the initial addressed register. The register address pointer will overflow if the initial register address is larger than zero. After the last byte of data, the master does not acknowledge the transfer but does generate a STOP condition.



Figure 5: Random Register Write Procedure




Figure 6: Random Register Read Procedure




Figure 7: Sequential Register Write Procedure





Figure 8: Sequential Register Read Procedure



Programmable 3-PLL Clock Generator IC



7.0 Programming Information

Table 3: Register Map (Note: All Register Bits are cleared to zero on power-up.)

ADDRESS	BIT 7	BIT 6	BIT 5	BIT 4	BIT 3	BIT 2	BIT 1	BIT 0	
BYTE 15		D2[1:0] SEL_CD = 1)		C2[1:0] SEL_CD = 1)	PDPOST_D	PDPOST_C	PDPOST_B	PDPOST_A	
BYTE 14	POST_D2[3:0] (selected via SEL_CD = 1)					POST_C2[3:0] (selected via SEL_CD = 1)			
BYTE 13			D1[3:0] SEL_CD = 0)				C1[3:0] SEL_CD = 0)		
BYTE 12		POST	_B[3:0]			POST	_A[3:0]		
BYTE 11	MUX_D1[1:0]								
BYTE 10	FBKDIV_C2[7:3] <i>M-Counter</i> (selected via SEL_CD pin = 1)						IV_C2[2:0]		
BYTE 9					_C2[7:0] EL_CD pin = 1)				
BYTE 8		C1[1:0] SEL_CD = 0)	PDPLL_C	LFTC_C1 (SEL_CD=0)	CP_C1 (SEL_CD=0)		V_C1[10:8] <i>M-</i> cted via SEL_CI		
BYTE 7			V_C1[7:3] <i>M-C</i> cted via SEL_CD				IV_C1[2:0] A-C cted via SEL_CI		
BYTE 6					_C1[7:0] SEL_CD = 0)				
BYTE 5	MUX_	B[1:0]	PDPLL_B	LFTC_B	CP_B	FBKD	IV_B[10:8] <i>M-C</i>	Counter	
BYTE 4		FBKD	IV_B[7:3] <i>M-C</i> d	ounter		FBKD	OIV_B[2:0] A-Co	ounter	
BYTE 3				REFDI	/_B[7:0]	<u> </u>			
BYTE 2	MUX_	_A[1:0]	PDPLL_A	LFTC_A	CP_A	FBKD	IV_A[10:8] <i>M-C</i>	Counter	
BYTE 1		FBKD	IV_A[7:3] <i>M-C</i> o	ounter		FBKD	OIV_A[2:0] A-Co	ounter	
BYTE 0				REFDI\	/_A[7:0]				

7.1 Control Bit Assignment

If any PLL control bit is altered during device operation, including those bits controlling the Reference and Feedback Dividers, the output frequency will slew smoothly (in a glitch-free manner) to the new frequency. The slew rate is related to the programmed loop filter time constant.

However, any programming changes to any Mux or Post Divider control bits will cause a glitch on an operating clock output.

7.1.1 Power Down

All power-down functions are controlled by enable bits. The bits select which portions of the device to power-down when the PD input is asserted.

Table 4: Power-Down Bits

NAME	DESCRIPTION				
	Power-Down PLL A				
PDPLL_A (Bit 21)	Bit = 0	Power On			
(51, 21)	Bit = 1	Power Off			
	Power-Down PLL B				
PDPLL_B (Bit 45)	Bit = 0	Power On			
(211 10)	Bit = 1	Power Off			
	Power-Down PLL C				
PDPLL_C (Bit 69)	Bit = 0	Power On			
(Bit 09)	Bit = 1	Power Off			
Reserved (0) (Bit 69)	Set these reserved bits to zero (0)				





Table 5: Power-Down Bits, continued

NAME		DESCRIPTION			
	Power-Down POST divider A				
PDPOSTA (Bit 120)	Bit = 0	Power On			
(51. 120)	Bit = 1	Power Off			
	Power-Down POST divider B				
PDPOSTB (Bit 121)	Bit = 0	Power On			
(51. 121)	Bit = 1	Power Off			
	Power-Down POST divider C				
PDPOSTC (Bit 122)	Bit = 0	Power On			
(51. 122)	Bit = 1	Power Off			
	Power-Down	POST divider D			
PDPOSTD (Bit 123)	Bit = 0	Power On			
(2.1. 120)	Bit = 1	Power Off			

Table 6: Divider Control Bits

NAME	DE	SCRIPTION				
REFDIV_A[7:0] (Bits 7-0)	REFerence DIVider A (N _R)					
REFDIV_B[7:0] (Bits 31-24)	REFerence DIVide	REFerence DIVider B (N _R)				
REFDIV_C1[7:0] (Bits 55-48)	REFerence DIVider C1 (N _R) selected when the SEL_CD pin = 0					
REFDIV_C2[7:0] (Bits 79-72)	REFerence DIVider C2 (N _R) selected when the SEL_CD pin = 1					
	FeedBacK DIVider A (N _F)					
FBKDIV_A[10:0] (Bits 18-8)	FBKDIV_A[2:0]	A-Counter Value				
(2.10 10 0)	FBKDIV_A[10:3]	M-Counter Value				
	FeedBacK DIVider B (N _F)					
FBKDIV_B[10:0] (Bits 42-32)	FBKDIV_B[2:0]	A-Counter Value				
(=:::: := :=,	FBKDIV_B[10:3]	M-Counter Value				
FBKDIV_C1[10:0]		reedBacK DIVider C1 (N _F) selected when the SEL_CD pin = 0				
(Bits 66-56)	FBKDIV_C1[2:0]	A-Counter Value				
	FBKDIV_C1[10:3]	M-Counter Value				
FBKDIV_C2[10:0]	FeedBacK DIVider C2 (N _F) selected when the SEL_CD pin = 1					
(Bits 90-80)	FBKDIV_C2[2:0]	A-Counter Value				
	FBKDIV_C2[10:3]	M-Counter Value				

Table 7: Divider Control Bits

NAME	DESCRIPTION
POST_A[3:0] (Bits 99-96)	POST divider A (see Table 8)
POST_B[3:0] (Bits 103-100)	POST divider B (see Table 8)
POST_C1[3:0] (Bits 107-104)	POST divider C1 (see Table 8) selected when the SEL_CD pin = 0
POST_C2[3:0] (Bits 115-112)	POST divider C2 (see Table 8) selected when the SEL_CD pin = 1
POST_D1[3:0] (Bits 111-108)	POST divider D1 (see Table 8) selected when the SEL_CD pin = 0
POST_D2[3:0] (Bits 119-116)	POST divider D2 (see Table 8) selected when the SEL_CD pin = 1

Table 8: Post Divider Modulus

BIT [3]	BIT [2]	BIT [1]	BIT [0]	DIVIDE BY
0	0	0	0	1
0	0	0	1	2
0	0	1	0	3
0	0	1	1	4
0	1	0	0	5
0	1	0	1	6
0	1	1	0	8
0	1	1	1	9
1	0	0	0	10
1	0	0	1	12
1	0	1	0	15
1	0	1	1	16
1	1	0	0	18
1	1	0	1	20
1	1	1	0	25
1	1	1	1	50

Programmable 3-PLL Clock Generator IC



Table 9: PLL Tuning Bits

NAME		DESCRIPTION		
	Loop Filter Tim	e Constant A		
LFTC_A (Bit 20)	Bit = 0	Short Time Constant: 7μs		
(3 3)	Bit = 1	Long Time Constant: 20μs		
	Loop Filter Time Constant B			
LFTC_B (Bit 44)	Bit = 0	Short Time Constant: 7µs		
, ,	Bit = 1	Long Time Constant: 20μs		
LFTC C1	Loop Filter Tim selected wher	ne Constant C1 n the SEL_CD pin = 0		
(Bit 68)	Bit = 0	Short Time Constant: 7μs		
	Bit = 1	Long Time Constant: 20μs		
LETC C2	Loop Filter Time Constant C2 selected when the SEL_CD pin = 1			
LFTC_C2 (Bit 92)	Bit = 0	Short Time Constant: 7μs		
	Bit = 1	Long Time Constant: 20μs		
	Charge Pump A			
CP_A (Bit 19)	Bit = 0	Current = 2μA		
	Bit = 1	Current = 10μA		
	Charge Pump E	3		
CP_B (Bit 43)	Bit = 0	Current = 2μA		
	Bit = 1	Current = 10μA		
CP_C1	Charge Pump C1 selected when the SEL_CD pin = 0			
(Bit 67)	Bit = 0	Current = 2μA		
	Bit = 1	Current = 10μA		
CP C2	Charge Pump (selected wher	c2 n the SEL_CD pin = 1		
(Bit 91)	Bit = 0	Current = 2μA		
	Bit = 1	Current = 10μA		

Table 10: Mux Select Bits

NAME	DESCRIPTION				
	MUX A f	requency	select		
	Bit 23	Bit 22			
MUX_A[1:0]	0	0	Reference Frequency		
(Bits 23-22)	0	1	PLL A Frequency		
	1	0	PLL B Frequency		
	1	1	PLL C Frequency		
	MUX B f	requency	select		
	Bit 47	Bit 46			
MUX_B[1:0]	0	0	Reference Frequency		
(Bits 47-46)	0	1	PLL A Frequency		
	1	0	PLL B Frequency		
	1	1	PLL C Frequency		
	MUX C1 frequency select selected when the SEL_CD pin = 0				
	Bit 71	Bit 70			
MUX_C1[1:0] (Bits 71-70)	0	0	Reference Frequency		
(Bits 71-70)	0	1	PLL A Frequency		
	1	0	PLL B Frequency		
	1	1	PLL C Frequency		
		frequenc			
		İ	ne SEL_CD pin = 1		
MUX_C2[1:0]	Bit 125	Bit 124	D. (
(Bits 125-124)	0	0	Reference Frequency		
	0	1	PLL A Frequency		
	1	0	PLL B Frequency		
	1	1	PLL C Frequency		
		frequenced when the	y select ne SEL_CD pin = 0		
	Bit 95	Bit 94			
MUX_D1[1:0]	0	0	Reference Frequency		
(Bits 95-94)	0	1	PLL A Frequency		
	1	0	PLL B Frequency		
	1	1	PLL C Frequency		
		frequenced when the	y select ne SEL_CD pin = 1		
	Bit 127	Bit 126			
MUX_D2[1:0]	0	0	Reference Frequency		
(Bits 127-126)	0	1	PLL A Frequency		
	1	0	PLL B Frequency		
	1	1	PLL C Frequency		





8.0 Electrical Specifications

Table 11: Absolute Maximum Ratings

Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. These conditions represent a stress rating only, and functional operation of the device at these or any other conditions above the operational limits noted in this specification is not implied. Exposure to maximum rating conditions for extended conditions may affect device performance, functionality, and reliability.

PARAMETER	SYMBOL	MIN.	MAX.	UNITS
Supply Voltage, dc (V _{SS} = ground)	V_{DD}	V _{SS} -0.5	7	V
Input Voltage, dc	Vı	V _{SS} -0.5	V _{DD} +0.5	V
Output Voltage, dc	Vo	V _{SS} -0.5	V _{DD} +0.5	V
Input Clamp Current, dc (V _I < 0 or V _I > V _{DD})	I _{IK}	-50	50	mA
Output Clamp Current, dc (V _I < 0 or V _I > V _{DD})	I _{ok}	-50	50	mA
Storage Temperature Range (non-condensing)	Ts	-65	150	°C
Ambient Temperature Range, Under Bias	T _A	-55	125	°C
Junction Temperature	TJ		150	°C
Lead Temperature (soldering, 10s)			260	°C
Input Static Discharge Voltage Protection (MIL-STD 883E, Method 3015.7)			2	kV



CAUTION: ELECTROSTATIC SENSITIVE DEVICE

Permanent damage resulting in a loss of functionality or performance may occur if this device is subjected to a high-energy electrostatic discharge.

Table 12: Operating Conditions

PARAMETER	SYMBOL	CONDITIONS/DESCRIPTION	MIN.	TYP.	MAX.	UNITS	
Supply Voltage	V	5V ± 10%	4.5	5	5.5	V	
Supply Voltage	V_{DD}	3.3V ± 10%	3	3.3	3.6	V	
Andriant On antina Tananantan Banana	т	Commercial	0		70	°C	
Ambient Operating Temperature Range	T _A	Industrial	-40		85	°C	
Crystal Resonator Frequency	f _{XIN}		5		27	MHz	
Crystal Resonator Load Capacitance	C _{XL}	Parallel resonant, AT cut		18		pF	
Serial Data Transfer Rate		Standard mode	10		100	kb/s	
Output Driver Load Capacitance	C _L				15	pF	

Programmable 3-PLL Clock Generator IC



Table 13: DC Electrical Specifications

Unless otherwise stated, V_{DD} = 5.0V \pm 10%, no load on any output, and ambient temperature range T_A = 0°C to 70°C. Parameters denoted with an asterisk (*) represent nominal characterization data and are not currently production tested to any specific limits. MIN and MAX characterization data are \pm 3 σ from typical. Negative currents indicate current flows out of the device.

PARAMETER	SYMBOL	CONDITIONS/DESCRIPTION	MIN.	TYP.	MAX.	UNITS
Overall						
Supply Current, Dynamic, with Loaded Outputs	I _{DD}	V _{DD} = 5.5V, f _{CLK} = 50MHz, C _L = 15pF See Figure 10 for more information		43		mA
Supply Current, Static	I _{DDL}	V _{DD} = 5.5V, device powered down		0.3		mA
Power-Down, Output Enable Pins (PD, O	E)		l'			
High Loyal Innyt Voltage	V	V _{DD} = 5.5V	3.85		V _{DD} +0.3	
High-Level Input Voltage	V _{IH}	V _{DD} = 3.6V	2.52		V _{DD} +0.3	V
Low-Level Input Voltage		V _{DD} = 5.5V	V _{SS} -0.3		1.65	V
Low-Level input voltage	V _{IL}	V _{DD} = 3.6V	V _{SS} -0.3		1.08	V
Hysteresis Voltage	V.	V _{DD} = 5.5V		2.20		V
Trysteresis voitage	V _{hys}	V _{DD} = 3.6V		1.44		v
High-Level Input Current	I _{IH}		-1		1	μΑ
Low-Level Input Current (pull-up)	I _{IL}	V _{IL} = 0V	-20	-36	-80	μΑ
Serial Interface I/O (SCL, SDA)						
High-Level Input Voltage		V _{DD} = 5.5V	3.85		V _{DD} +0.3	V
High-Level Input Voltage	V _{IH}	V _{DD} = 3.6V	2.52		V _{DD} +0.3	V
Low-Level Input Voltage	V _{IL}	V _{DD} = 5.5V	V _{SS} -0.3		1.65	V
		V _{DD} = 3.6V	V _{SS} -0.3		1.08	v
Hysteresis Voltage	V_{hys}	$V_{DD} = 5.5V$		2.20		V
Trysteresis voitage		V _{DD} = 3.6V		1.44		V
High-Level Input Current	I _{IH}		-1		1	μΑ
Low-Level Input Current (pull-up)	I _{IL}	V _{IL} = 0V	-20	-36	-80	μΑ
Low-Level Output Sink Current (SDA)	I _{OL}	$V_{OL} = 0.4V, V_{DD} = 5.5V$		26		mA
Mode and Frequency Select Inputs (ADD	R, SEL_CD)					
High-Level Input Voltage	V _{IH}	V _{DD} = 5.5V	2.4		V _{DD} +0.3	V
riigii-Levei iiiput voitage	VIH	V _{DD} = 3.6V	2.0		V _{DD} +0.3	v
Low-Level Input Voltage	V _{IL}	$V_{DD} = 5.5V$	V _{SS} -0.3		0.8	V
Low-Level input voltage	V IL	V _{DD} = 3.6V	V _{SS} -0.3		8.0	· ·
High-Level Input Current	I _{IH}		-1		1	μΑ
Low-Level Input Current (pull-up)	I _{IL}		-20	-36	-80	μΑ
Crystal Oscillator Feedback (XIN)						
Throubold Dion Voltage	V	V _{DD} = 5.5V		2.9		V
Threshold Bias Voltage	V_{TH}	V _{DD} = 3.6V		1.7		V
High Loyal Input Current	ı	V _{DD} = 5.5V		54		μΑ
High-Level Input Current	I _{IH}	V _{DD} = 5.5V, oscillator powered down	5		15	mA
Low-Level Input Current	I _{IL}	V _{DD} = 5.5V	-25	-54	-75	μΑ
Crystal Loading Capacitance *	$C_{L(xtal)}$	As seen by an external crystal connected to XIN and XOUT		18		pF
Input Loading Capacitance *	$C_{L(XIN)}$	As seen by an external clock driver on XOUT; XIN unconnected		36		pF





Table 14: DC Electrical Specifications, continued

Unless otherwise stated, V_{DD} = 5.0V \pm 10%, no load on any output, and ambient temperature range T_A = 0°C to 70°C. Parameters denoted with an asterisk (*) represent nominal characterization data and are not currently production tested to any specific limits. MIN and MAX characterization data are \pm 3 σ from typical. Negative currents indicate current flows out of the device.

PARAMETER	PARAMETER SYMBOL CONDITIONS/DESCRIPTION		MIN.	TYP.	MAX.	UNITS		
Crystal Oscillator Drive (XOUT)								
High-Level Output Source Current	I _{OH}	$V_{DD} = V(XIN) = 5.5V, V_{O} = 0V$	10	21	30	mA		
Low-Level Output Sink Current	I _{OL}	$V_{DD} = 5.5V, V(XIN) = 0V, V_{O} = 5.5V$	-10	-21	-30	mA		
Clock Outputs (CLK_A, CLK_B, CLK_C, CL	Clock Outputs (CLK_A, CLK_B, CLK_C, CLK_D)							
High-Level Output Source Current	I _{OH}	V _O = 2.4V		-125		mA		
Low-Level Output Sink Current	I _{OL}	V _O = 0.4V		23		mA		
Output Impedance	Z _{OH}	$V_{O} = 0.5V_{DD}$; output driving high		29		0		
Output Impedance	Z _{OL}	$V_O = 0.5V_{DD}$; output driving low		27		Ω		
Tristate Output Current	I _Z		-10		10	μΑ		
Short Circuit Source Current *	I _{SCH}	V_{DD} = 5.5V, V_{O} = 0V; shorted for 30s, max.		-150		mA		
Short Circuit Sink Current *	I _{SCL}	$V_{DD} = V_{O} = 5.5V$, shorted for 30s, max.		123		mA		

Figure 9: CLK_A, CLK_B, CLK_C, CLK_D Clock Outputs

Voltogo	Low Di	rive Curre	nt (mA)	Veltege	High D	rive Curre	nt (mA)
Voltage (V)	MIN.	TYP.	MAX.	Voltage (V)	MIN.	TYP.	MAX.
0	0	0	0	0	-87	-112	-150
0.2	9	11	12	0.5	-85	-110	-147
0.5	22	25	29	1	-83	-108	-144
0.7	29	34	40	1.5	-80	-104	-139
1	39	46	55	2	-74	-97	-131
1.2	44	52	64	2.5	-65	-88	-121
1.5	51	61	76	2.7	-61	-84	-116
1.7	55	66	83	3	-53	-77	-108
2	60	73	92	3.2	-48	-71	-102
2.2	62	77	97	3.5	-39	-62	-92
2.5	65	81	104	3.7	-32	-55	-85
2.7	65	83	108	4	-21	-44	-74
3	66	85	112	4.2	-13	-36	-65
3.5	67	87	117	4.5	0	-24	-52
4	68	88	119	4.7		-15	-43
4.5	69	89	120	5		0	-28
5		91	121	5.2			-11
5.5			123	5.5			0







Figure 10: Dynamic Current vs. Output Frequency

VDD = 5.0V; Reference Frequency = 27.00MHz; VCO Frequency = 200MHz, C_L = 17pF except where noted



VDD = 3.3V; Reference Frequency = 27.00MHz; VCO Frequency = 100MHz, C₁ = 17pF except where noted






Table 15: AC Timing Specifications

Unless otherwise stated, V_{DD} = 5.0V \pm 10%, no load on any output, and ambient temperature range T_A = 0°C to 70°C. Parameters denoted with an asterisk (*) represent nominal characterization data and are not currently production tested to any specific limits. MIN and MAX characterization data are \pm 3 σ from typical.

PARAMETER	SYMBOL	CONDITIONS/DESCRIPTION CLOCK (MHz)		MIN.	TYP.	MAX.	UNITS
Overall							
Output Fraguanay *	£	V _{DD} = 5.5V				150	NAL I-
Output Frequency *	f _O	V _{DD} = 3.6V		0.8		100	MHz
VCO Frequency *	£	V _{DD} = 5.5V		40		230	MHz
VCO Frequency	f _{vco}	V _{DD} = 3.6V		40		170	IVITZ
VCO Gain *	A _{VCO}				400		MHz/V
Loop Filter Time Constant *		LFTC bit = 0			7		
Loop Filler Time Constant		LFTC bit = 1			20		μs
Rise Time *		V _O = 0.5V to 4.5V; C _L = 15pF			1.9		no
Rise Time	t _r	V _O = 0.3V to 3.0V; C _L = 15pF			1.6		ns
Fall Time *		V _O = 4.5V to 0.5V; C _L = 15pF			1.8		no
rali Tillie	t _f	V _O = 3.0V to 0.3V; C _L = 15pF			1.5		ns
Tristate Enable Delay *	t _{PZL} , t _{PZH}			1		8	ns
Tristate Disable Delay *	t _{PLZ} , t _{PHZ}			1		8	ns
Clock Stabilization Time *		Output active from power-up, via PD pin			100		μs
Clock Stabilization Time	t _{STB}	After last register is written				1	ms
Divider Modulus	'						
Feedback Divider	N _F	See also Table 2		8		2047	
Reference Divider	N _R			1		255	
Post Divider	N _P	See also Table 8		1		50	
Clock Outputs (PLL A clock via	a CLK_A pin)			1	1	-1	
Duty Cycle *		Ratio of pulse width (as measured from rising edge to next falling edge at 2.5V) to one clock period	100	45		55	%
litter Lang Tame (/)) *		On rising edges 500 μ s apart at 2.5V relative to an ideal clock, C ₁ =15pF, f _{xIN} =14.318MHz, N _F =220, N _R =63, N _{Px} =50, No other PLLs active	100		45		
Jitter, Long Term $(\sigma_y(\tau))$ *	t _{j(LT)}	On rising edges 500 μ s apart at 2.5V relative to an ideal clock, C _L =15pF, f _{xN} =14.318MHz, N _F =220, N _R =63, N _P ,=50, all other PLLs active (B=60MHz, C=40MHz, D=14.318MHz)	50		165		- ps
litter Devied (needs needs) *		From rising edge to the next rising edge at 2.5V, C_L =15pF, f_{XIN} =14.318MHz, N_F =220, N_R =63, N_{Px} =50, No other PLLs active			110		
Jitter, Period (peak-peak) *	$t_{j(\DeltaP)}$	From rising edge to the next rising edge at 2.5V, C_L =15pF, f_{XIN} =14.318MHz, N_F =220, N_R =63, N_{P_X} =50, all other PLLs active (B=60MHz, C=40MHz, D=14.318MHz)			390		ps

Programmable 3-PLL Clock Generator IC



Table 16: AC Timing Specifications, continued

Unless otherwise stated, V_{DD} = 5.0V \pm 10%, no load on any output, and ambient temperature range T_A = 0°C to 70°C. Parameters denoted with an asterisk (*) represent nominal characterization data and are not currently production tested to any specific limits. MIN and MAX characterization data are \pm 3 σ from typical.

PARAMETER	SYMBOL	CONDITIONS/DESCRIPTION	CLOCK (MHz)	MIN.	TYP.	MAX.	UNITS
Clock Outputs (PLL B clock via	CLK_B pin)						
Duty Cycle *		Ratio of pulse width (as measured from rising edge to next falling edge at 2.5V) to one clock period	100	45		55	%
		On rising edges $500\mu s$ apart at $2.5V$ relative to an ideal clock, C_L =15pF, f_{XIN} =14.318MHz, N_F =220, N_R =63, $N_{P,z}$ =50, No other PLLs active	100		45		
Jitter, Long Term $(\sigma_y(\tau))$ *	t _{j(LT)}	On rising edges $500\mu s$ apart at 2.5V relative to an ideal clock, C_L =15pF, f_{NIN} =14.318MHz, N_E =220, N_R =63, N_{Px} =50, all other PLLs active (A=50MHz, C=40MHz, D=14.318MHz)	60		75		ps
litter Deried (neek neek) *		From rising edge to the next rising edge at 2.5V, C_L =15pF, f_{XIN} =14.318MHz, N_F =220, N_R =63, N_{Px} =50, No other PLLs active	100		120		200
Jitter, Period (peak-peak) *	$t_{j(\DeltaP)}$	From rising edge to the next rising edge at 2.5V, C_L =15pF, f_{XIN} =14.318MHz, N_F =220, N_R =63, N_{Px} =50, all other PLLs active (A=50MHz, C=40MHz, D=14.318MHz)	60		400		ps
Clock Outputs (PLL_C clock via	CLK_C pin)						
Duty Cycle *		Ratio of pulse width (as measured from rising edge to next falling edge at 2.5V) to one clock period	100	45		55	%
		On rising edges $500\mu s$ apart at $2.5V$ relative to an ideal clock, C_i =15pF, f_{xiN} =14.318MHz, N_F =220, N_R =63, $N_{p,z}$ =50, No other PLLs active	100		45		
Jitter, Long Term $(\sigma_y(\tau))$ *	t _{j(LT)}	On rising edges $500\mu s$ apart at $2.5V$ relative to an ideal clock, C_L =15pF, f_{XIN} =14.318MHz, N_E =220, N_R =63, N_{Px} =50, all other PLLs active (A=50MHz, B=60MHz, D=14.318MHz)	40		105		ps
Jitter, Period (peak-peak) *		From rising edge to the next rising edge at 2.5V, C_L =15pF, f_{XIN} =14.318MHz, N_F =220, N_R =63, N_{Px} =50, No other PLLs active	100		120		200
эшег, Репои (реак-реак)	$t_{j(\DeltaP)}$	From rising edge to the next rising edge at 2.5V, C_L =15pF, f_{XIN} =14.318MHz, N_F =220, N_R =63, N_{Px} =50, all other PLLs active (A=50MHz, B=60MHz, D=14.318MHz)	40		440		ps
Clock Outputs (Crystal Oscillato	or via CLK_D pin)					
Duty Cycle *		Ratio of pulse width (as measured from rising edge to next falling edge at 2.5V) to one clock period	14.318	45		55	%
Jitter, Long Term $(\sigma_y(\tau))^*$		On rising edges 500µs apart at 2.5V relative to an ideal clock, C _L =15pF, f _{XIN} =14.318MHz, No other PLLs active	14.318		20		
	$t_{j(LT)}$	From rising edge to the next rising edge at 2.5V, C_L =15pF, f_{XIN} =14.318MHz, all other PLLs active (A=50MHz, B=60MHz, C=40MHz)	14.318		40		ps
		From rising edge to the next rising edge at 2.5V, C _L =15pF, f _{XIN} =14.318MHz, No other PLLs active	14.318		90		
Jitter, Period (peak-peak) *	$t_{j(\Delta P)}$	From rising edge to the next rising edge at 2.5V, C _L =15pF, f _{xm} =14.318MHz, all other PLLs active (A=50MHz, B=60MHz, C=40MHz)	14.318		450		ps



Table 17: Serial Interface Timing Specifications

Unless otherwise stated, all power supplies = $3.3V \pm 5\%$, no load on any output, and ambient temperature range $T_A = 0^{\circ}C$ to $70^{\circ}C$. Parameters denoted with an asterisk (*) represent nominal characterization data and are not currently production tested to any specific limits. MIN and MAX characterization data are $\pm 3\sigma$ from typical.

PARAMETER	SYMBOL	CONDITIONS/DESCRIPTION	STANDARD MODE		UNITS
FARAINETER	STMBOL CONDITIONS/DESCRIPTION		MIN.	MAX.	UNITS
Clock frequency	f_{SCL}	SCL	0	100	kHz
Bus free time between STOP and START	t _{BUF}		4.7		μs
Set up time, START (repeated)	t _{su:STA}		4.7		μs
Hold time, START	t _{hd:STA}		4.0		μs
Set up time, data input	t _{su:DAT}	SDA	250		ns
Hold time, data input	t _{hd:DAT}	SDA	0		μs
Output data valid from clock	t _{AA}	Minimum delay to bridge undefined region of the fall- ing edge of SCL to avoid unintended START or STOP		3.5	μs
Rise time, data and clock	t _R	SDA, SCL		1000	ns
Fall time, data and clock	t _F	SDA, SCL		300	ns
High time, clock	t _{HI}	SCL	4.0		μs
Low time, clock	t _{LO}	SCL	4.7		μs
Set up time, STOP	t _{su:STO}		4.0		μs

Figure 11: Bus Timing Data





Figure 12: Data Transfer Sequence





9.0 Package Information

Table 18: 16-pin SOIC (0.150") Package Dimensions

	DIMENSIONS							
	INC	HES	MILLIM	ETERS				
	MIN.	MAX.	MIN.	MAX.				
Α	0.061	0.068	1.55	1.73				
A1	0.004	0.0098	0.102	0.249				
A2	0.055	0.061	1.40	1.55				
В	0.013	0.019	0.33	0.49				
С	0.0075	0.0098	0.191	0.249				
D	0.386	0.393	9.80	9.98				
Е	0.150	0.157	3.81	3.99				
е	0.050	BSC	1.27	BSC				
Н	0.230	0.244	5.84	6.20				
h	0.010	0.016	0.25	0.41				
L	0.016	0.035	0.41	0.89				
Θ	0°	8°	0°	8°				




Table 19: 16-pin SOIC (0.150") Package Characteristics

PARAMETER SYMBOL CONDITIONS/DESCRIPTION		CONDITIONS/DESCRIPTION	TYP.	UNITS
Thermal Impedance, Junction to Free-Air 16-pin 0.150" SOIC	Θ_{JA}	Air flow = 0 m/s	110	°C/W
Load Industance Colf		Corner lead	4.0	nH
Lead Inductance, Self	L ₁₁	Center lead	3.0	ШП
Lead Inductance, Mutual	L ₁₂	Any lead to any adjacent lead	0.4	nH
Lead Capacitance, Bulk	C ₁₁	Any lead to V _{SS}	0.5	pF





10.0 Ordering Information

10.1 Device Ordering Codes

ORDERING CODE	DEVICE NUMBER	FONT	PACKAGE TYPE	OPERATING TEMPERATURE RANGE	SHIPPING CONFIGURATION
11486-801	FS6377	-01	16-pin (0.150") SOIC (Small Outline Package)	0°C to 70°C (Commercial)	Tape-and-Reel
11486-811	FS6377	-01	16-pin (0.150") SOIC (Small Outline Package)	0°C to 70°C (Commercial)	Tubes
11486-901	FS6377	-01i	16-pin (0.150") SOIC (Small Outline Package)	-40°C to 85°C (Industrial)	Tape-and-Reel
11486-911	FS6377	-01i	16-pin (0.150") SOIC (Small Outline Package)	-40°C to 85°C (Industrial)	Tubes

10.2 Demo Kit Ordering Codes

ORDERING CODE	KIT FOR DEVICE NUMBER:	DESCRIPTION
11486-201	FS6377-01	Kit includes: Populated board with example device Interface Cable Demonstration Software



Purchase of I²C components of American Microsystems, Inc., or one of its sublicensed Associated Companies conveys a license under Philips I²C Patent Rights to use these components in an I²C system, provided **BUS** that the system conforms to the I²C Standard Specification as defined by Philips.

Copyright © 1998, 1999 American Microsystems, Inc.

Devices sold by AMI are covered by the warranty and patent indemnification provisions appearing in its Terms of Sale only. AMI makes no warranty, express, statutory implied or by description, regarding the information set forth herein or regarding the freedom of the described devices from patent infringement. AMI makes no warranty of merchantability or fitness for any purposes. AMI reserves the right to discontinue production and change specifications and prices at any time and without notice. AMI's products are intended for use in commercial applications. Applications requiring extended temperature range, unusual environmental requirements, or high reliability applications, such as military, medical life-support or life-sustaining equipment, are specifically not recommended without additional processing by AMI for such applications.

American Microsystems, Inc., 2300 Buckskin Rd., Pocatello, ID 83201, (208) 233-4690, FAX (208) 234-6796, WWW Address: http://www.amis.com E-mail: tgp@amis.com




11.0 Demonstration Board and Software

A simple demonstration board and Windows 3.1x/95/98-based software is available from American Microsystems that illustrates the capabilities of the FS6377. The software can operate under Windows NT but cannot communicate with the board.

The board schematic is shown below. Components listed with an asterisk (*) are not required in an actual application, and are used here to preserve signal integrity with the cabling associated with the board. A cabled interface between a computer parallel port (DB25 connector) and the board (J1) is provided. Components shown in dashed lines are optional, depending on the application.

Contact your local sales representative or the company directly for more information.

Figure 13: Board Schematic





11.1 Demo Kit Contents

- · Demonstration board
- Interface cable (DB25 to 6-pin connector)
- Data sheet
- Demonstration software, totaling 24 compressed files which will expand to 1.8MB, including fs6370.exe after installation.

11.2 Requirements

- PC running MS Windows 3.1x or 95/98 with an accessible parallel (LPT1) port. Software also runs on Windows NT in a calculation mode only.
- 1.8MB available space on hard drive C

11.3 Board Setup and Software Installation Instructions

 At the appropriate disk drive prompt (A:\) unzip the compressed demo files to a directory of your choice. Run setup.exe to install the software.

- Connect a power supply to the board: RED = power, BLACK = ground.
- Connect the supplied interface cable to the parallel port (DB25 connector) and to the demo board (6-pin connector). Make sure the cable is facing away from the board. Pin 1 is the red wire per Table 20.
- Connect the clock outputs to the target application board with a twisted-pair cable.

11.4 Demo Program Operation




Launch the *fs6377.exe* program. Note that the parallel port can not be accessed if your machine is running Windows NT. A warning message will

appear stating: "This version of the demo program cannot communicate with the FS6377 hardware when running on a Windows NT operating system. Do you want to continue anyway, using just the calculation features of this program?" Clicking OK starts the program for calculation only.

The opening screen is shown in Figure 14.

Figure 14: Opening Screen



Programmable 3-PLL Clock Generator IC




11.4.1 Example Programming

Type a value for the crystal resonator frequency in MHz in the **Reference Crystal** box. This frequency provides the basis for all of the PLL calculations that follow.

Next, click on the **PLL A** box. A pop-up screen similar to Figure 15 should appear. Type in a desired Output Clock frequency in MHz, set the operating voltage (3.3V or 5V), and the desired maximum output frequency error. Pressing **Calculate Solutions** generates several possible divider and VCO-speed combinations.

Figure 15: PLL Screen



For a 100MHz output, the VCO should ideally operate at a higher frequency, and the Reference and Feedback Dividers should be as small as possible. In this example, highlight Solution #7. Notice the VCO operates at 200MHz with a Post Divider of 2 to obtain an optimal 50% duty cycle.


Now choose which Mux and Post Divider to use (that is, choose an output pin for the 100MHz output). Selecting **A** places the PostDiv value in Solution #7 into Post Divider A and switches Mux A to take the output of PLL A.

The PLL screen should disappear, and now the value in the PLL A box is the new VCO frequency chosen in Solution #7. Also note that Mux A has been switched to PLL A and the Post Divider A has the chosen 100MHz output displayed.

Repeat the steps for PLL B.

PLL C supports two different output frequencies depending on the setting of the SEL_CD pin. Both Mux C and Mux D are also affected by the logic level on the SEL_CD pin, as are the Post Dividers C and D.

Figure 16: Post Divider Menu



Click on PLL C1 to open the PLL screen. Set a desired frequency, however, now choose the Post Divider B as the output divider. Notice the Post Divider box has split in two (as shown in Figure 16). The Post Divider B box now shows that the divider is dependent on the setting of the SEL_CD pin for as long as Mux B is the PLL C output.

Clicking on Post Divider A reveals a pull-down menu provided to permit adjustment of the Post Divider value independently of the PLL screen. A typical menu is shown in Figure 16. The range of possible post divider values is also given in Table 8.

Once all of the PLLs, switches, and post dividers have been set, the

information can be downloaded out the PC parallel port to the FS6377 (not available on Windows NT).

The register settings are shown to the left in the screen shown in Figure 14. Clicking on a register location displays a screen shown in Figure 17. Individual bits can be poked, or the entire register value can be changed.

Figure 17: Register Screen






Table 20: Cable Interface

Color	J1	DB25	Signal
Red	1	2, 13	SCL
White	2	3, 12	SDA
Green	3	8	MODE
Blue	4	5	SEL
Brown	5	4	+5V
Black	6	25	GND

Figure 18: Cable Diagram




Figure 19: Board Layout

