# FAIRCHILD

SEMICONDUCTOR®

## FDT86113LZ

# N-Channel PowerTrench<sup>®</sup> MOSFET 100 V, 3.3 A, 100 m $\Omega$

#### Features

- Max  $r_{DS(on)}$  = 100 m $\Omega$  at V<sub>GS</sub> = 10 V, I<sub>D</sub> = 3.3 A
- Max  $r_{DS(on)}$  = 145 m $\Omega$  at V<sub>GS</sub> = 4.5 V, I<sub>D</sub> = 2.7 A
- High performance trench technology for extremely low r<sub>DS(on)</sub>
- High power and current handling capability in a widely used surface mount package
- HBM ESD protection level > 3 KV typical (Note 4)
- 100% UIL tested
- RoHS Compliant





### **General Description**

This N-Channel logic Level MOSFETs are produced using Fairchild Semiconductor's advanced Power Trench<sup>®</sup> process that has been special tailored to minimize the on-state resistance and yet maintain superior switching performance. G-S zener has been added to enhance ESD voltage level.

### Application

DC - DC Switch





#### MOSFET Maximum Ratings T<sub>C</sub> = 25 °C unless otherwise noted

Symbol	Parameter			Ratings	Units	
V <sub>DS</sub>	Drain to Source Voltage			100	V	
V <sub>GS</sub>	Gate to Source Voltage		±20	V		
-	Drain Current -Continuous			3.3		
I <sub>D</sub>	-Pulsed			12	Α	
E <sub>AS</sub>	Single Pulse Avalanche Energy (Note 3)		9	mJ		
	Power Dissipation	T <sub>A</sub> = 25 °C	(Note 1a)	2.2	- w	
PD	Power Dissipation	T <sub>A</sub> = 25 °C	(Note 1b)	1.0		
T <sub>J</sub> , T <sub>STG</sub>	Operating and Storage Junction Temperature Range			-55 to +150	°C	

#### **Thermal Characteristics**

$R_{ ext{ heta}JC}$	Thermal Resistance, Junction to Case	12	°C/W
$R_{\theta JA}$	Thermal Resistance, Junction to Ambient (Note	a) 55	C/VV

#### Package Marking and Ordering Information


Device Marking	Device	Package	Reel Size	Tape Width	Quantity
86113LZ	FDT86113LZ	SOT-223	13 "	12 mm	2500 units

March 2011

FDT86113LZ N
13LZ N-Ch
N-Channel PowerTrenc
verTrench <sup>®</sup>
<sup>®</sup> MOSFET
1

Symbol	Parameter	Test Conditions	Min	Тур	Max	Units	
Off Char	acteristics						
BV <sub>DSS</sub>	Drain to Source Breakdown Voltage	I <sub>D</sub> = 250 μA, V <sub>GS</sub> = 0 V	100			V	
ΔBV <sub>DSS</sub> ΔT <sub>J</sub>	Breakdown Voltage Temperature Coefficient	$I_D$ = 250 µA, referenced to 25 °C		71		mV/°C	
I <sub>DSS</sub>	Zero Gate Voltage Drain Current	V <sub>DS</sub> = 80 V, V <sub>GS</sub> = 0 V			1	μA	
I <sub>GSS</sub>	Gate to Source Leakage Current	$V_{GS} = \pm 20 \text{ V}, V_{DS} = 0 \text{ V}$			±10	μA	
On Chara	acteristics (Note 2)						
V <sub>GS(th)</sub>	Gate to Source Threshold Voltage	V <sub>GS</sub> = V <sub>DS</sub> , I <sub>D</sub> = 250 μA	1.0	1.7	2.5	V	
$\Delta V_{GS(th)}$ $\Delta T_J$	Gate to Source Threshold Voltage Temperature Coefficient	$I_D$ = 250 µA, referenced to 25 °C		-5		mV/°C	
r <sub>DS(on)</sub>	Static Drain to Source On Resistance	V <sub>GS</sub> = 10 V, I <sub>D</sub> = 3.3 A		75	100		
		V <sub>GS</sub> = 4.5 V, I <sub>D</sub> = 2.7 A		95	145	mΩ	
		V <sub>GS</sub> = 10 V, I <sub>D</sub> = 3.3 A, T <sub>J</sub> = 125 °C		140	189	- 11122	
9 <sub>FS</sub>	Forward Transconductance	V <sub>DS</sub> = 10 V, I <sub>D</sub> = 3.3 A		8		S	
-	Characteristics					T	
C <sub>iss</sub>	Input Capacitance			234	315	pF	
C <sub>oss</sub>	Output Capacitance	= f = 1 MHz		46	65	pF	
C <sub>rss</sub>	Reverse Transfer Capacitance			3.1	5	pF	
Switchin	g Characteristics						
t <sub>d(on)</sub>	Turn-On Delay Time			3.8	10	ns	
t <sub>r</sub>	Rise Time	V <sub>DD</sub> = 50 V, I <sub>D</sub> = 3.3 A,		1.3	10	ns	
t <sub>d(off)</sub>	Turn-Off Delay Time	V <sub>GS</sub> = 10 V, R <sub>GEN</sub> = 6 Ω		10	20	ns	
t <sub>f</sub>	Fall Time			1.5	10	ns	
Q <sub>q</sub>	Total Gate Charge	V <sub>GS</sub> = 0 V to 10 V		4.1	6.8	nC	
0	Total Gate Charge	$V_{GS} = 0 V \text{ to } 5 V V_{DD} = 50 V,$		2.3	3.9	nC	
ua ⊂	Gate to Source Gate Charge	I <sub>D</sub> = 3.3 A		0.68		nC	
0	Cate to Course Cate Charge			0.85		nC	
Q <sub>gs</sub>	Gate to Drain "Miller" Charge			0.00			
Q <sub>gs</sub> Q <sub>gd</sub>	-			0.00			
Q <sub>gs</sub> Q <sub>gd</sub> Drain-So	Gate to Drain "Miller" Charge	V <sub>GS</sub> = 0 V, I <sub>S</sub> = 3.3 A (Note 2)		0.86	1.3		
Q <sub>g</sub> Q <sub>gs</sub> Q <sub>gd</sub> Drain-So V <sub>SD</sub>	Gate to Drain "Miller" Charge	00 0			1.3	V	
Q <sub>gs</sub> Q <sub>gd</sub> Drain-So	Gate to Drain "Miller" Charge			0.86	-	- V ns	

Notes: 1.  $R_{6JA}$  is the sum of the junction-to-case and case-to-ambient thermal resistance where the case thermal reference is defined as the solder mounting surface of the drain pins.  $R_{6JC}$  is guaranteed by design while  $R_{6JA}$  is determined by the user's board design.



a) 55 °C/W when mounted on a 1 in<sup>2</sup> pad of 2 oz copper




٥

b) 118 °C/W when mounted on a minimum pad of 2 oz copper


2. Pulse Test: Pulse Width < 300  $\mu s,$  Duty cycle < 2.0%.


3. Starting  $T_J = 25^{\circ}C$ , L = 0.3 mH,  $I_{AS} = 8$  A,  $V_{DD} = 90$  V,  $V_{GS} = 10$  V.


4. The diode connected between the gate and source serves only as protection against ESD. No gate overvoltage rating is implied.











#### DISCLAIMER

FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION, OR DESIGN, FAIRCHILD DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS. THESE SPECIFICATIONS DO NOT EXPAND THE TERMS OF FAIRCHILD'S WORLDWIDE TERMS AND CONDITIONS. SPECIFICALLY THE WARRANTY THEREIN, WHICH COVERS THESE PRODUCTS.

LIFE SUPPORT POLICY FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF FAIRCHILD SEMICONDUCTOR CORPORATION.

As used here in:

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury of the user.
- A critical component in any component of a life support, device, or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness

#### ANTI-COUNTERFEITING POLICY

Fairchild Semiconductor Corporation's Anti-Counterfeiting Policy. Fairchild's Anti-Counterfeiting Policy is also stated on our external website, www.Fairchildsemi.com, under Sales Support.

Counterfeiting of semiconductor parts is a growing problem in the industry. All manufactures of semiconductor products are experiencing counterfeiting of their parts. Customers who inadvertently purchase counterfeit parts experience many problems such as loss of brand reputation, substandard performance, failed application, and increased cost of production and manufacturing delays. Fairchild is taking strong measures to protect ourselves and our customers from the proliferation of counterfeit parts. Fairchild strongly encourages customers to purchase Fairchild parts either directly from Fairchild or from Authorized Fairchild Distributors who are listed by country on our web page cited above. Products customers buy either from Fairchild directly or from Authorized Fairchild Distributors are genuine parts, have full traceability, meet Fairchild's quality standards for handing and storage and provide access to Fairchild's full range of up-to-date technical and product information. Fairchild and our Authorized Distributors will stand behind all warranties and will appropriately address and warranty issues that may arise. Fairchild will not provide any warranty coverage or other assistance for parts bought from Unauthorized Sources. Fairchild is committed to combat this global problem and encourage our customers to do their part in stopping this practice by buying direct or from authorized distributors.

#### PRODUCT STATUS DEFINITIONS **Definition of Terms**

Datasheet Identification	Product Status	Definition
Advance Information	Formative / In Design	Datasheet contains the design specifications for product development. Specifications may change in any manner without notice.
Preliminary	First Production	Datasheet contains preliminary data; supplementary data will be published at a later date. Fairchild Semiconductor reserves the right to make changes at any time without notice to improve design.
No Identification Needed	Full Production	Datasheet contains final specifications. Fairchild Semiconductor reserves the right to make changes at any time without notice to improve the design.
Obsolete	Not In Production	Datasheet contains specifications on a product that is discontinued by Fairchild Semiconductor. The datasheet is for reference information only.
		Rev.